alex/esp-idf
alex/esp-idf
1
0
Fork 0
mirror of https://github.com/espressif/esp-idf.git synced 2024-10-05 20:47:46 -04:00
Code Issues Actions 2 Packages Projects Releases Wiki Activity

Merge branch 'feature/add_flash_psram_config_guide_v4.4' into 'release/v4.4'

Browse Source 
doc: add flash and psram configuration guide on esp32s3 (4.4)

See merge request espressif/esp-idf!15811
This commit is contained in:
Jakob Hasse 2021-11-08 08:32:36 +00:00
commit bbe2a1bf34
7 changed files with 182 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
docs/conf_common.py
View File

@ -86,7 +86,8 @@ ESP32S2_DOCS = ['hw-reference/esp32s2/**',
'api-reference/peripherals/touch_element.rst'] + FTDI_JTAG_DOCS
ESP32S3_DOCS = ['hw-reference/esp32s3/**',
'api-reference/system/ipc.rst']
'api-reference/system/ipc.rst',
'api-guides/flash_psram_config.rst']
# No JTAG docs for this one as it gets gated on SOC_USB_SERIAL_JTAG_SUPPORTED down below.
ESP32C3_DOCS = ['hw-reference/esp32c3/**']

161
docs/en/api-guides/flash_psram_config.rst Normal file
View File

@ -0,0 +1,161 @@
SPI Flash and External SPI RAM Configuration
============================================
This page is a guide for configuring SPI Flash and external SPI RAM. Supported frequency and mode combination, error handling are also elaborated.
Terminology
-----------
============= ===========================
Term Definition
============= ===========================
**SPI** Serial Peripheral Interface
**MSPI** Memory SPI Peripheral, SPI Peripheral dedicated for memory
**SDR** Single Data Rate
**DDR** Double Data Rate
**line mode** Number of signals used to transfer data in the data phase of SPI transactions. e.g., for 4-bit-mode, the speed of the data phase would be 4 bit per clock cycle.
**FxRx** F stands for Flash, R stands for PSRAM, x stands for line mode. e.g. F4R4 stands for an {IDF_TARGET_NAME} with Quad Flash and Quad PSRAM
============= ===========================
.. note::
On {IDF_TARGET_NAME}, MSPI stands for the SPI0/1. SPI0 and SPI1 share a common SPI bus. The main Flash and PSRAM are connected to the MSPI peripheral. CPU accesses them via Cache.
.. _flash-psram-configuration:
How to configure Flash and PSRAM
--------------------------------
``idf.py menuconfig`` is used to open the configuration menu.
Configure the Flash
^^^^^^^^^^^^^^^^^^^
The Flash related configurations are under ``Serial flasher config`` menu.
1. Flash type used on the board. For Octal Flash, select :ref:`CONFIG_ESPTOOLPY_OCT_FLASH`. For Quad Flash, uncheck this configuration.
2. Flash line mode. Select a line mode in :ref:`CONFIG_ESPTOOLPY_FLASHMODE`. The higher the line mode is, the faster the SPI speed is. See terminology above about the line mode.
3. Flash sample mode. Select a sample mode in :ref:`CONFIG_ESPTOOLPY_FLASH_SAMPLE_MODE`. DDR mode is faster than SDR mode. See terminology above about SDR and DDR mode.
4. Flash speed. Select a Flash frequency in :ref:`CONFIG_ESPTOOLPY_FLASHFREQ`.
5. Flash size. Flash size, in megabytes. Select a Flash size in :ref:`CONFIG_ESPTOOLPY_FLASHSIZE`.
Configure the PSRAM
^^^^^^^^^^^^^^^^^^^
To enable PSRAM, please enable the :ref:`CONFIG_{IDF_TARGET_CFG_PREFIX}_SPIRAM_SUPPORT` under ``Component config / {IDF_TARGET_NAME}-Specific`` menu. Then all the PSRAM related configurations will be visible under ``SPI RAM config`` menu.
1. PSRAM type used on the board. Select a type in :ref:`CONFIG_SPIRAM_MODE` for Quad or Octal PSRAM.
2. PSRAM speed. Select a PSRAM frequency in :ref:`CONFIG_SPIRAM_SPEED`.
.. note::
Configuration 1 of Flash and PSRAM should be selected according to your actual hardware.
For the reset of the above configurations:
- Flash and PSRAM share the same internal clock.
- Quad Flash only supports STR mode. Octal Flash may support either/both STR/DTR modes under OPI mode, depending on the flash model and the vendor.
- Quad PSRAM only supports STR mode, while Octal PSRAM only supports DTR mode.
Therefore, some limitations should be noticed when configuring configuration 2, 3 and 4 of Flash, and configuration 2 of PSRAM. Please refer to :ref:`All Supported Modes and Speeds <flash-psram-combination>`
.. note::
If a board with Octal Flash resets before the second-stage bootloader, please refer to :ref:`Error Handling Chapter <flash-psram-error>`
.. _flash-psram-combination:
All Supported Modes and Speeds
------------------------------
.. note::
For MSPI DDR mode, the data are sampled on both the positive edge and the negative edge. e.g.: if a Flash is set to 80 MHz and DDR mode, then the final speed of the Flash is 160 MHz. This is faster than the Flash setting to 120 Mhz and STR mode.
F8R8 Hardware
^^^^^^^^^^^^^
======= =============== ======= ============
Group Flash mode Group PSRAM mode
======= =============== ======= ============
A 120 MHz SDR A N.A.
B 80 MHz DDR B 80 MHz DDR
C 80 MHz SDR C 40 MHz DDR
C 40 MHz DDR C
C < 40 MHz C
D D disable
======= =============== ======= ============
1. Flash mode in group A works with PSRAM mode in group A/D
2. Flash mode in group B/C works with PSRAM mode in group B/C/D
F4R8 Hardware
^^^^^^^^^^^^^
======= =============== ======= ============
Group Flash mode Group PSRAM mode
======= =============== ======= ============
A 120 MHz SDR A N.A.
B 80 MHz SDR B 80MHz DDR
C 40 MHz SDR C 40MHz DDR
C 20 MHz SDR C
D D disable
======= =============== ======= ============
1. Flash mode in group A works with PSRAM mode in group A/D
2. Flash mode in group B/C works with PSRAM mode in group B/C/D
F4R4 Hardware
^^^^^^^^^^^^^
====== =============== ====== ============
Type Flash Type PSRAM
====== =============== ====== ============
A 120 MHz A 120MHz
B 80 MHz B 80MHz
C 40 MHz C 40MHz
C 20 MHz C
D D disable
====== =============== ====== ============
1. Flash in A works with PSRAM in A/C/D
2. Flash in B works with PSRAM in B/C/D
3. Flash in C works with PSRAM in A/B/C/D
.. _flash-psram-error:
Error handling
--------------
1. If a board with Octal Flash resets before the second-stage bootloader:
.. code-block:: c
ESP-ROM:esp32s3-20210327
Build:Mar 27 2021
rst:0x7 (TG0WDT_SYS_RST),boot:0x18 (SPI_FAST_FLASH_BOOT)
Saved PC:0x400454d5
SPIWP:0xee
mode:DOUT, clock div:1
load:0x3fcd0108,len:0x171c
ets_loader.c 78
it may mean that the necessary efuses are not correctly burnt. please check the eFuse bits of the chip using command ``espefuse.py summary``.
The 1st bootloader relies on an eFuse bit ``FLASH_TYPE`` to reset the Flash into the default mode (SPI mode). If this bit is not burnt and the flash is working in OPI mode, 1st bootloader may not be able to read from the flash and load the following images.
Run this command to burn the eFuse bit:
.. code-block:: python
python3 ./espefuse.py -p /dev/<serial_device> --do-not-confirm burn_efuse FLASH_TYPE 1
.. note::
This step is irreversible. Please do check if your hardware is actually using an Octal Flash.

1
docs/en/api-guides/index.rst
View File

@ -21,6 +21,7 @@ API Guides
:SOC_SPIRAM_SUPPORTED: External SPI-connected RAM <external-ram>
Fatal Errors <fatal-errors>
Flash Encryption <../security/flash-encryption>
:esp32s3: Flash and External SPI RAM Configuration <flash_psram_config>
FreeRTOS SMP Changes <freertos-smp>
Hardware Abstraction <hardware-abstraction>
:CONFIG_IDF_TARGET_ARCH_XTENSA: High Level Interrupts <hlinterrupts>

14
docs/en/api-reference/storage/spi_flash.rst
View File

@ -29,7 +29,7 @@ Support for features of flash chips
Flash features of different vendors are operated in different ways and need special support. The fast/slow read and Dual mode (DOUT/DIO) of almost all 24-bits address flash chips are supported, because they don't need any vendor-specific commands.
The Quad mode (QIO/QOUT) the following chip types are supported:
Quad mode (QIO/QOUT) is supported on following chip types:
1. ISSI
2. GD
@ -39,6 +39,14 @@ The Quad mode (QIO/QOUT) the following chip types are supported:
6. XMC
7. BOYA
.. only:: esp32s3
Octal mode (OPI) are supported on following chip types:
1. MXIC
To know how to configure menuconfig for a board with different Flash and PSRAM, please refer to the :ref:`SPI Flash and External SPI RAM Configuration <flash-psram-configuration>`
The 32-bit address range of following chip type is supported:
1. W25Q256
@ -151,7 +159,7 @@ Differences between :cpp:func:`spi_flash_mmap` and :cpp:func:`esp_partition_mmap
Note that since memory mapping happens in pages, it may be possible to read data outside of the partition provided to ``esp_partition_mmap``, regardless of the partition boundary.
.. note::
.. note::
mmap is supported by cache, so it can only be used on main flash.
SPI Flash Implementation
@ -248,5 +256,3 @@ API Reference - Flash Encrypt
-----------------------------
.. include-build-file:: inc/esp_flash_encrypt.inc

6
docs/en/get-started/index.rst
View File

@ -774,6 +774,12 @@ To exit IDF monitor use the shortcut ``Ctrl+]``.
idf.py -p PORT flash monitor
.. only:: esp32s3
.. note::
If a board with Octal Flash resets before the second-stage bootloader, please refer to :ref:`Octal Flash Error Handling <flash-psram-error>`
See also:
- :doc:`IDF Monitor <../api-guides/tools/idf-monitor>` for handy shortcuts and more details on using IDF monitor.

1
docs/zh_CN/api-guides/flash_psram_config.rst Normal file
View File

@ -0,0 +1 @@
.. include:: ../../en/api-guides/flash_psram_config.rst

1
docs/zh_CN/api-guides/index.rst
View File

@ -21,6 +21,7 @@ API 指南
:SOC_SPIRAM_SUPPORTED: 片外 SPI RAM <external-ram>
严重错误 <fatal-errors>
Flash 加密 <../security/flash-encryption>
:esp32s3: Flash and External SPI RAM Configuration <flash_psram_config>
FreeRTOS SMP 变化 <freertos-smp>
硬件抽象层 <hardware-abstraction>
:CONFIG_IDF_TARGET_ARCH_XTENSA: 高层中断 <hlinterrupts>