ulp-riscv: enable ULP-RISCV ADC example for esp32s2

ADC can now be used from the ULP-RISCV on S2 after the RTC power parameters were
fixed in a624d8d061

Closes https://github.com/espressif/esp-idf/issues/11052
Closes https://github.com/espressif/esp-idf/issues/11040
This commit is contained in:
Marius Vikhammer 2023-04-11 12:59:20 +08:00
parent 18af256a84
commit 8a5b5610b9
2 changed files with 3 additions and 3 deletions

View File

@ -187,7 +187,7 @@ examples/system/ulp_fsm/ulp_adc:
examples/system/ulp_riscv/adc:
enable:
- if: IDF_TARGET in ["esp32s3"]
- if: IDF_TARGET in ["esp32s2", "esp32s3"]
temporary: true
reason: the other targets are not tested yet

View File

@ -1,5 +1,5 @@
| Supported Targets | ESP32-S3 |
| ----------------- | -------- |
| Supported Targets | ESP32-S2 | ESP32-S3 |
| ----------------- | -------- | -------- |
# ULP-RISC-V ADC Example