mirror of
https://github.com/espressif/esp-idf.git
synced 2024-10-05 20:47:46 -04:00
remove othercore cache disable
This commit is contained in:
parent
d61d8a6756
commit
4be9f15803
@ -109,9 +109,9 @@ void IRAM_ATTR spi_flash_disable_interrupts_caches_and_other_cpu()
|
|||||||
// Scheduler hasn't been started yet, it means that spi_flash API is being
|
// Scheduler hasn't been started yet, it means that spi_flash API is being
|
||||||
// called from the 2nd stage bootloader or from user_start_cpu0, i.e. from
|
// called from the 2nd stage bootloader or from user_start_cpu0, i.e. from
|
||||||
// PRO CPU. APP CPU is either in reset or spinning inside user_start_cpu1,
|
// PRO CPU. APP CPU is either in reset or spinning inside user_start_cpu1,
|
||||||
// which is in IRAM. So it is safe to disable cache for the other_cpuid here.
|
// which is in IRAM. So it is safe to disable cache for the other_cpuid after
|
||||||
|
// esp_intr_noniram_disable.
|
||||||
assert(other_cpuid == 1);
|
assert(other_cpuid == 1);
|
||||||
spi_flash_disable_cache(other_cpuid, &s_flash_op_cache_state[other_cpuid]);
|
|
||||||
} else {
|
} else {
|
||||||
// Temporarily raise current task priority to prevent a deadlock while
|
// Temporarily raise current task priority to prevent a deadlock while
|
||||||
// waiting for IPC task to start on the other CPU
|
// waiting for IPC task to start on the other CPU
|
||||||
|
Loading…
Reference in New Issue
Block a user