mirror of
https://github.com/espressif/esp-idf.git
synced 2024-10-05 20:47:46 -04:00
fix(all): update documentaion for spi slave hd protocols
This commit is contained in:
parent
3b7dc69e90
commit
4a1c291389
@ -2,4 +2,3 @@ api-guides/openthread
|
||||
api-reference/network
|
||||
api-reference/network/esp_openthread
|
||||
api-reference/network/index
|
||||
api-reference/protocols/esp_spi_slave_protocol
|
||||
|
@ -49,7 +49,6 @@ api-reference/system/inc/power_management_esp32
|
||||
api-reference/system/inc/power_management_esp32s2_and_later
|
||||
api-reference/protocols/esp_serial_slave_link
|
||||
api-reference/protocols/esp_sdio_slave_protocol
|
||||
api-reference/protocols/esp_spi_slave_protocol
|
||||
api-reference/protocols/modbus
|
||||
api-reference/protocols/index
|
||||
about
|
||||
|
@ -8,6 +8,9 @@ The half duplex (HD) mode is a special mode provided by ESP SPI Slave peripheral
|
||||
|
||||
There are several different types of transactions, determined by the *command* phase of the transaction. Each transaction may consist of the following phases: command, address, dummy, data. The command phase is mandatory, while the other fields may be determined by the command field. During the command, address, dummy phases, the bus is always controlled by the master, while the direction of the data phase depends on the command. The data phase can be either an in phase, for the master to write data to the slave; or an out phase, for the master to read data from the slave.
|
||||
|
||||
Protocol
|
||||
^^^^^^^^
|
||||
|
||||
About the details of how master should communicate with the SPI Slave, see :doc:`/api-reference/protocols/esp_spi_slave_protocol`.
|
||||
|
||||
By these different transactions, the slave provide these services to the master:
|
||||
|
@ -11,21 +11,21 @@ ESP SPI Slave HD (Half Duplex) Mode Protocol
|
||||
SPI Slave Capabilities of Espressif chips
|
||||
-----------------------------------------
|
||||
|
||||
+--------------------+-------+----------+----------+
|
||||
| | ESP32 | ESP32-S2 | ESP32-C3 |
|
||||
+====================+=======+==========+==========+
|
||||
| SPI Slave HD | N | Y (v2) | Y (v2) |
|
||||
+--------------------+-------+----------+----------+
|
||||
| Tohost intr | | N | N |
|
||||
+--------------------+-------+----------+----------+
|
||||
| Frhost intr | | 2 \* | 2 \* |
|
||||
+--------------------+-------+----------+----------+
|
||||
| TX DMA | | Y | Y |
|
||||
+--------------------+-------+----------+----------+
|
||||
| RX DMA | | Y | Y |
|
||||
+--------------------+-------+----------+----------+
|
||||
| Shared registers | | 72 | 64 |
|
||||
+--------------------+-------+----------+----------+
|
||||
+------------------+-------+----------+----------+----------+----------+----------+----------+
|
||||
| | ESP32 | ESP32-S2 | ESP32-C3 | ESP32-S3 | ESP32-C2 | ESP32-C6 | ESP32-H2 |
|
||||
+------------------+-------+----------+----------+----------+----------+----------+----------+
|
||||
| SPI Slave HD | N | Y (v2) | Y (v2) | Y (v2) | Y (v2) | Y (v2) | Y (v2) |
|
||||
+------------------+-------+----------+----------+----------+----------+----------+----------+
|
||||
| Tohost intr | | N | N | N | N | N | N |
|
||||
+------------------+-------+----------+----------+----------+----------+----------+----------+
|
||||
| Frhost intr | | 2 \* | 2 \* | 2 \* | 2 \* | 2 \* | 2 \* |
|
||||
+------------------+-------+----------+----------+----------+----------+----------+----------+
|
||||
| TX DMA | | Y | Y | Y | Y | Y | Y |
|
||||
+------------------+-------+----------+----------+----------+----------+----------+----------+
|
||||
| RX DMA | | Y | Y | Y | Y | Y | Y |
|
||||
+------------------+-------+----------+----------+----------+----------+----------+----------+
|
||||
| Shared registers | | 72 | 64 | 64 | 64 | 64 | 64 |
|
||||
+------------------+-------+----------+----------+----------+----------+----------+----------+
|
||||
|
||||
Introduction
|
||||
------------
|
||||
|
Loading…
x
Reference in New Issue
Block a user