mirror of
https://github.com/espressif/esp-idf.git
synced 2024-10-05 20:47:46 -04:00
esp32c2: level up from preview targets
This commit is contained in:
parent
36321fda82
commit
334126315f
@ -128,7 +128,7 @@ void rtc_vddsdio_set_config(rtc_vddsdio_config_t config)
|
||||
static void set_ocode_by_efuse(int calib_version)
|
||||
{
|
||||
// ESP32C2-TODO: IDF-4940
|
||||
abort();
|
||||
ESP_HW_LOGW(TAG, "set_ocode_by_efuse not supported yet");
|
||||
}
|
||||
|
||||
static void calibrate_ocode(void)
|
||||
|
@ -366,7 +366,7 @@ menu "ESP System Settings"
|
||||
|
||||
config ESP_INT_WDT
|
||||
bool "Interrupt watchdog"
|
||||
default y
|
||||
default y if !IDF_TARGET_ESP32C2 # add support in IDF-4114
|
||||
help
|
||||
This watchdog timer can detect if the FreeRTOS tick interrupt has not been called for a certain time,
|
||||
either because a task turned off interrupts and did not turn them on for a long time, or because an
|
||||
|
@ -149,12 +149,7 @@ void esp_int_wdt_cpu_init(void)
|
||||
esp_register_freertos_tick_hook_for_cpu(tick_hook, cpu_hal_get_core_id());
|
||||
ESP_INTR_DISABLE(WDT_INT_NUM);
|
||||
|
||||
#if SOC_TIMER_GROUPS > 1
|
||||
esp_rom_route_intr_matrix(cpu_hal_get_core_id(), ETS_TG1_WDT_LEVEL_INTR_SOURCE, WDT_INT_NUM);
|
||||
#else
|
||||
// TODO: Clean up code for ESP32-C2, IDF-4114
|
||||
ESP_EARLY_LOGW("INT_WDT", "ESP32-C2 only has one timer group");
|
||||
#endif
|
||||
|
||||
/* Set the type and priority to watch dog interrupts */
|
||||
#if SOC_CPU_HAS_FLEXIBLE_INTC
|
||||
|
@ -25,5 +25,5 @@ if os.name != 'nt':
|
||||
|
||||
URL_TO_DOC = 'https://docs.espressif.com/projects/esp-idf'
|
||||
|
||||
SUPPORTED_TARGETS = ['esp32', 'esp32s2', 'esp32c3', 'esp32s3']
|
||||
PREVIEW_TARGETS = ['linux', 'esp32h2', 'esp32c2']
|
||||
SUPPORTED_TARGETS = ['esp32', 'esp32s2', 'esp32c3', 'esp32s3', 'esp32c2']
|
||||
PREVIEW_TARGETS = ['linux', 'esp32h2']
|
||||
|
Loading…
Reference in New Issue
Block a user