mirror of
https://github.com/espressif/esp-idf.git
synced 2024-09-20 00:36:01 -04:00
soc/rtc: reset another BBPLL related register
Follow-up to b21ffc8a
: an additional register needs to be reset.
Ref. https://github.com/espressif/esp-idf/issues/2711
This commit is contained in:
parent
1e20664952
commit
0cf8d1380e
@ -48,7 +48,7 @@
|
|||||||
#define BBPLL_IR_CAL_EXT_CAP_VAL 0x20
|
#define BBPLL_IR_CAL_EXT_CAP_VAL 0x20
|
||||||
#define BBPLL_OC_ENB_FCAL_VAL 0x9a
|
#define BBPLL_OC_ENB_FCAL_VAL 0x9a
|
||||||
#define BBPLL_OC_ENB_VCON_VAL 0x00
|
#define BBPLL_OC_ENB_VCON_VAL 0x00
|
||||||
|
#define BBPLL_BBADC_CAL_7_0_VAL 0x00
|
||||||
|
|
||||||
#define APLL_SDM_STOP_VAL_1 0x09
|
#define APLL_SDM_STOP_VAL_1 0x09
|
||||||
#define APLL_SDM_STOP_VAL_2_REV0 0x69
|
#define APLL_SDM_STOP_VAL_2_REV0 0x69
|
||||||
@ -441,6 +441,7 @@ static void rtc_clk_bbpll_enable()
|
|||||||
I2C_WRITEREG_RTC(I2C_BBPLL, I2C_BBPLL_IR_CAL_EXT_CAP, BBPLL_IR_CAL_EXT_CAP_VAL);
|
I2C_WRITEREG_RTC(I2C_BBPLL, I2C_BBPLL_IR_CAL_EXT_CAP, BBPLL_IR_CAL_EXT_CAP_VAL);
|
||||||
I2C_WRITEREG_RTC(I2C_BBPLL, I2C_BBPLL_OC_ENB_FCAL, BBPLL_OC_ENB_FCAL_VAL);
|
I2C_WRITEREG_RTC(I2C_BBPLL, I2C_BBPLL_OC_ENB_FCAL, BBPLL_OC_ENB_FCAL_VAL);
|
||||||
I2C_WRITEREG_RTC(I2C_BBPLL, I2C_BBPLL_OC_ENB_VCON, BBPLL_OC_ENB_VCON_VAL);
|
I2C_WRITEREG_RTC(I2C_BBPLL, I2C_BBPLL_OC_ENB_VCON, BBPLL_OC_ENB_VCON_VAL);
|
||||||
|
I2C_WRITEREG_RTC(I2C_BBPLL, I2C_BBPLL_BBADC_CAL_7_0, BBPLL_BBADC_CAL_7_0_VAL);
|
||||||
}
|
}
|
||||||
|
|
||||||
/**
|
/**
|
||||||
|
Loading…
Reference in New Issue
Block a user