2020-02-28 10:12:11 -05:00
|
|
|
#pragma once
|
|
|
|
|
|
|
|
// AES-CBC hardware throughput (accounts for worst-case performance with PSRAM workaround)
|
|
|
|
#define IDF_PERFORMANCE_MIN_AES_CBC_THROUGHPUT_MBSEC 8.2
|
2020-03-10 01:53:09 -04:00
|
|
|
#define IDF_PERFORMANCE_MIN_AES_GCM_THROUGHPUT_MBSEC 0.5
|
2020-02-28 10:12:11 -05:00
|
|
|
|
|
|
|
// SHA256 hardware throughput at 240MHz, threshold set lower than worst case
|
2020-03-10 01:53:09 -04:00
|
|
|
#define IDF_PERFORMANCE_MIN_SHA256_THROUGHPUT_MBSEC 8.0
|
2020-02-28 10:12:11 -05:00
|
|
|
// esp_sha() time to process 32KB of input data from RAM
|
|
|
|
#define IDF_PERFORMANCE_MAX_TIME_SHA1_32KB 5000
|
|
|
|
#define IDF_PERFORMANCE_MAX_TIME_SHA512_32KB 4500
|
|
|
|
|
|
|
|
#define IDF_PERFORMANCE_MAX_RSA_2048KEY_PUBLIC_OP 19000
|
|
|
|
#define IDF_PERFORMANCE_MAX_RSA_2048KEY_PRIVATE_OP 180000
|
|
|
|
#define IDF_PERFORMANCE_MAX_RSA_4096KEY_PUBLIC_OP 65000
|
|
|
|
#define IDF_PERFORMANCE_MAX_RSA_4096KEY_PRIVATE_OP 850000
|
|
|
|
|
|
|
|
#define IDF_PERFORMANCE_MAX_SPI_PER_TRANS_NO_POLLING 30
|
|
|
|
#define IDF_PERFORMANCE_MAX_SPI_PER_TRANS_NO_POLLING_NO_DMA 27
|
|
|
|
|
|
|
|
// floating point instructions per divide and per sqrt (configured for worst-case with PSRAM workaround)
|
|
|
|
#define IDF_PERFORMANCE_MAX_CYCLES_PER_DIV 70
|
|
|
|
#define IDF_PERFORMANCE_MAX_CYCLES_PER_SQRT 140
|