2021-10-20 04:48:09 -04:00
|
|
|
/*
|
2022-04-29 00:10:05 -04:00
|
|
|
* SPDX-FileCopyrightText: 2021-2022 Espressif Systems (Shanghai) CO LTD
|
2021-10-20 04:48:09 -04:00
|
|
|
*
|
2021-12-01 22:43:44 -05:00
|
|
|
* SPDX-License-Identifier: CC0-1.0
|
2021-10-20 04:48:09 -04:00
|
|
|
*
|
|
|
|
* OpenThread Border Router Example
|
|
|
|
*
|
|
|
|
* This example code is in the Public Domain (or CC0 licensed, at your option.)
|
|
|
|
*
|
|
|
|
* Unless required by applicable law or agreed to in writing, this
|
|
|
|
* software is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
|
|
|
|
* CONDITIONS OF ANY KIND, either express or implied.
|
2022-04-29 00:10:05 -04:00
|
|
|
*/
|
2021-06-08 06:12:53 -04:00
|
|
|
|
|
|
|
#pragma once
|
|
|
|
|
|
|
|
#include "esp_openthread_types.h"
|
|
|
|
|
2021-07-09 00:18:41 -04:00
|
|
|
#define ESP_OPENTHREAD_DEFAULT_RADIO_CONFIG() \
|
2021-06-08 06:12:53 -04:00
|
|
|
{ \
|
|
|
|
.radio_mode = RADIO_MODE_UART_RCP, \
|
|
|
|
.radio_uart_config = { \
|
|
|
|
.port = 1, \
|
|
|
|
.uart_config = \
|
|
|
|
{ \
|
|
|
|
.baud_rate = 115200, \
|
|
|
|
.data_bits = UART_DATA_8_BITS, \
|
|
|
|
.parity = UART_PARITY_DISABLE, \
|
|
|
|
.stop_bits = UART_STOP_BITS_1, \
|
|
|
|
.flow_ctrl = UART_HW_FLOWCTRL_DISABLE, \
|
|
|
|
.rx_flow_ctrl_thresh = 0, \
|
2022-04-29 00:10:05 -04:00
|
|
|
.source_clk = UART_SCLK_DEFAULT, \
|
2021-06-08 06:12:53 -04:00
|
|
|
}, \
|
2021-07-09 00:18:41 -04:00
|
|
|
.rx_pin = 4, \
|
|
|
|
.tx_pin = 5, \
|
2021-06-08 06:12:53 -04:00
|
|
|
}, \
|
|
|
|
}
|
|
|
|
|
2021-07-28 03:32:59 -04:00
|
|
|
#define ESP_OPENTHREAD_DEFAULT_HOST_CONFIG() \
|
|
|
|
{ \
|
|
|
|
.host_connection_mode = HOST_CONNECTION_MODE_CLI_UART, \
|
|
|
|
.host_uart_config = { \
|
|
|
|
.port = 0, \
|
|
|
|
.uart_config = \
|
|
|
|
{ \
|
|
|
|
.baud_rate = 115200, \
|
|
|
|
.data_bits = UART_DATA_8_BITS, \
|
|
|
|
.parity = UART_PARITY_DISABLE, \
|
|
|
|
.stop_bits = UART_STOP_BITS_1, \
|
|
|
|
.flow_ctrl = UART_HW_FLOWCTRL_DISABLE, \
|
|
|
|
.rx_flow_ctrl_thresh = 0, \
|
2022-04-29 00:10:05 -04:00
|
|
|
.source_clk = UART_SCLK_DEFAULT, \
|
2021-07-28 03:32:59 -04:00
|
|
|
}, \
|
|
|
|
.rx_pin = UART_PIN_NO_CHANGE, \
|
|
|
|
.tx_pin = UART_PIN_NO_CHANGE, \
|
|
|
|
}, \
|
2021-06-08 06:12:53 -04:00
|
|
|
}
|
2021-06-28 07:20:51 -04:00
|
|
|
|
|
|
|
#define ESP_OPENTHREAD_DEFAULT_PORT_CONFIG() \
|
|
|
|
{ \
|
|
|
|
.storage_partition_name = "ot_storage", \
|
|
|
|
.netif_queue_size = 10, \
|
|
|
|
.task_queue_size = 10, \
|
|
|
|
}
|