2020-02-02 10:23:16 -05:00
|
|
|
menu "ESP System Settings"
|
|
|
|
|
|
|
|
choice ESP_SYSTEM_PANIC
|
|
|
|
prompt "Panic handler behaviour"
|
|
|
|
default ESP_SYSTEM_PANIC_PRINT_REBOOT
|
|
|
|
help
|
|
|
|
If FreeRTOS detects unexpected behaviour or an unhandled exception, the panic handler is
|
|
|
|
invoked. Configure the panic handler's action here.
|
|
|
|
|
|
|
|
config ESP_SYSTEM_PANIC_PRINT_HALT
|
|
|
|
bool "Print registers and halt"
|
|
|
|
help
|
|
|
|
Outputs the relevant registers over the serial port and halt the
|
|
|
|
processor. Needs a manual reset to restart.
|
|
|
|
|
|
|
|
config ESP_SYSTEM_PANIC_PRINT_REBOOT
|
|
|
|
bool "Print registers and reboot"
|
|
|
|
help
|
|
|
|
Outputs the relevant registers over the serial port and immediately
|
|
|
|
reset the processor.
|
|
|
|
|
|
|
|
config ESP_SYSTEM_PANIC_SILENT_REBOOT
|
|
|
|
bool "Silent reboot"
|
|
|
|
help
|
|
|
|
Just resets the processor without outputting anything
|
|
|
|
|
|
|
|
config ESP_SYSTEM_PANIC_GDBSTUB
|
|
|
|
bool "Invoke GDBStub"
|
|
|
|
select ESP_GDBSTUB_ENABLED
|
|
|
|
help
|
|
|
|
Invoke gdbstub on the serial port, allowing for gdb to attach to it to do a postmortem
|
|
|
|
of the crash.
|
|
|
|
endchoice
|
|
|
|
|
2020-02-13 07:43:23 -05:00
|
|
|
config ESP_SYSTEM_SINGLE_CORE_MODE
|
|
|
|
bool
|
|
|
|
default n
|
|
|
|
help
|
|
|
|
Only initialize and use the main core.
|
|
|
|
|
2020-07-14 08:39:30 -04:00
|
|
|
config ESP_SYSTEM_RTC_EXT_XTAL
|
|
|
|
# This is a High Layer Kconfig option, invisible, can be selected by other Kconfig option
|
|
|
|
# e.g. It will be selected on when ESP32_RTC_CLK_SRC_EXT_CRYS is on
|
|
|
|
bool
|
|
|
|
default n
|
|
|
|
|
|
|
|
config ESP_SYSTEM_RTC_EXT_XTAL_BOOTSTRAP_CYCLES
|
|
|
|
int "Bootstrap cycles for external 32kHz crystal"
|
|
|
|
depends on ESP_SYSTEM_RTC_EXT_XTAL
|
|
|
|
default 5 if IDF_TARGET_ESP32
|
|
|
|
default 0
|
|
|
|
range 0 32768
|
|
|
|
help
|
|
|
|
To reduce the startup time of an external RTC crystal,
|
|
|
|
we bootstrap it with a 32kHz square wave for a fixed number of cycles.
|
|
|
|
Setting 0 will disable bootstrapping (if disabled, the crystal may take
|
|
|
|
longer to start up or fail to oscillate under some conditions).
|
|
|
|
|
|
|
|
If this value is too high, a faulty crystal may initially start and then fail.
|
|
|
|
If this value is too low, an otherwise good crystal may not start.
|
|
|
|
|
|
|
|
To accurately determine if the crystal has started,
|
|
|
|
set a larger "Number of cycles for RTC_SLOW_CLK calibration" (about 3000).
|
|
|
|
|
2020-12-21 00:26:00 -05:00
|
|
|
config ESP_SYSTEM_RTC_FAST_MEM_AS_HEAP_DEPCHECK
|
|
|
|
bool
|
|
|
|
default y if IDF_TARGET_ESP32 && FREERTOS_UNICORE
|
|
|
|
default y if IDF_TARGET_ESP32S2
|
|
|
|
default y if IDF_TARGET_ESP32C3
|
|
|
|
default y if IDF_TARGET_ESP32S3
|
|
|
|
|
|
|
|
config ESP_SYSTEM_ALLOW_RTC_FAST_MEM_AS_HEAP
|
|
|
|
bool "Enable RTC fast memory for dynamic allocations"
|
2021-01-24 11:18:42 -05:00
|
|
|
default y if IDF_TARGET_ESP32
|
|
|
|
default y if IDF_TARGET_ESP32S2
|
|
|
|
default y if IDF_TARGET_ESP32C3
|
|
|
|
default n if IDF_TARGET_ESP32S3 # TODO
|
2020-12-21 00:26:00 -05:00
|
|
|
depends on ESP_SYSTEM_RTC_FAST_MEM_AS_HEAP_DEPCHECK
|
|
|
|
help
|
|
|
|
This config option allows to add RTC fast memory region to system heap with capability
|
|
|
|
similar to that of DRAM region but without DMA. This memory will be consumed first per
|
|
|
|
heap initialization order by early startup services and scheduler related code. Speed
|
|
|
|
wise RTC fast memory operates on APB clock and hence does not have much performance impact.
|
|
|
|
|
2020-11-06 04:28:57 -05:00
|
|
|
config ESP_SYSTEM_PD_FLASH
|
|
|
|
bool "PD flash at light sleep when there is no SPIRAM"
|
|
|
|
depends on !SPIRAM
|
|
|
|
default y
|
|
|
|
help
|
|
|
|
If enabled, chip will try to power down flash at light sleep, which costs more time when chip wakes up.
|
|
|
|
Only can be enabled if there is no SPIRAM configured.
|
|
|
|
|
2020-12-24 08:02:32 -05:00
|
|
|
config ESP_SYSTEM_PM_POWER_DOWN_CPU
|
|
|
|
bool "Power down CPU in light sleep"
|
|
|
|
depends on IDF_TARGET_ESP32C3
|
|
|
|
default y
|
|
|
|
help
|
|
|
|
If enabled, the CPU will be powered down in light sleep. Enabling this option will consume
|
|
|
|
1.68 KB of internal RAM and will reduce sleep current consumption by about 100 uA.
|
|
|
|
|
2020-02-02 10:23:16 -05:00
|
|
|
endmenu # ESP System Settings
|