2022-01-21 04:13:48 -05:00
|
|
|
menu "Ultra Low Power (ULP) Co-processor"
|
2023-02-27 04:03:42 -05:00
|
|
|
depends on (SOC_ULP_SUPPORTED || SOC_RISCV_COPROC_SUPPORTED || SOC_LP_CORE_SUPPORTED)
|
2022-01-21 04:13:48 -05:00
|
|
|
|
|
|
|
config ULP_COPROC_ENABLED
|
|
|
|
bool "Enable Ultra Low Power (ULP) Co-processor"
|
|
|
|
default "n"
|
|
|
|
help
|
|
|
|
Enable this feature if you plan to use the ULP Co-processor.
|
|
|
|
Once this option is enabled, further ULP co-processor configuration will appear in the menu.
|
|
|
|
|
|
|
|
choice ULP_COPROC_TYPE
|
|
|
|
prompt "ULP Co-processor type"
|
|
|
|
depends on ULP_COPROC_ENABLED
|
|
|
|
default ULP_COPROC_TYPE_RISCV if (IDF_TARGET_ESP32S2 || IDF_TARGET_ESP32S3)
|
|
|
|
help
|
|
|
|
Choose the ULP Coprocessor type: ULP FSM (Finite State Machine) or ULP RISC-V.
|
|
|
|
|
|
|
|
config ULP_COPROC_TYPE_FSM
|
|
|
|
bool "ULP FSM (Finite State Machine)"
|
2023-02-27 04:03:42 -05:00
|
|
|
depends on SOC_ULP_FSM_SUPPORTED
|
2022-01-21 04:13:48 -05:00
|
|
|
config ULP_COPROC_TYPE_RISCV
|
|
|
|
bool "ULP RISC-V"
|
2023-02-27 04:03:42 -05:00
|
|
|
depends on SOC_RISCV_COPROC_SUPPORTED
|
|
|
|
config ULP_COPROC_TYPE_LP_CORE
|
|
|
|
bool "LP core RISC-V"
|
|
|
|
depends on SOC_LP_CORE_SUPPORTED
|
2022-01-21 04:13:48 -05:00
|
|
|
endchoice
|
|
|
|
|
|
|
|
config ULP_COPROC_RESERVE_MEM
|
|
|
|
int
|
|
|
|
prompt "RTC slow memory reserved for coprocessor"
|
|
|
|
depends on ULP_COPROC_ENABLED
|
|
|
|
default 512 if IDF_TARGET_ESP32
|
2023-02-27 04:03:42 -05:00
|
|
|
default 4096 if !IDF_TARGET_ESP32
|
|
|
|
range 32 8176 if !IDF_TARGET_ESP32C6
|
|
|
|
range 32 16352 if IDF_TARGET_ESP32C6
|
2022-01-21 04:13:48 -05:00
|
|
|
help
|
|
|
|
Bytes of memory to reserve for ULP Co-processor firmware & data.
|
|
|
|
Data is reserved at the beginning of RTC slow memory.
|
|
|
|
|
2022-07-25 02:04:08 -04:00
|
|
|
|
|
|
|
menu "ULP RISC-V Settings"
|
|
|
|
depends on ULP_COPROC_TYPE_RISCV
|
|
|
|
|
|
|
|
config ULP_RISCV_UART_BAUDRATE
|
|
|
|
int
|
|
|
|
prompt "Baudrate used by the bitbanged ULP RISC-V UART driver"
|
|
|
|
default 9600
|
|
|
|
help
|
|
|
|
The accuracy of the bitbanged UART driver is limited, it is not
|
|
|
|
recommend to increase the value above 19200.
|
|
|
|
endmenu
|
|
|
|
|
|
|
|
|
2022-01-21 04:13:48 -05:00
|
|
|
endmenu # Ultra Low Power (ULP) Co-processor
|