2023-07-25 00:18:16 -04:00
|
|
|
.. code-block:: none
|
|
|
|
|
|
2023-09-11 10:29:41 -04:00
|
|
|
espefuse.py -p PORT summary
|
|
|
|
|
|
|
|
|
|
espefuse.py v4.7.dev1
|
|
|
|
|
Connecting....
|
|
|
|
|
Detecting chip type... ESP32-P4
|
2024-01-19 01:40:33 -05:00
|
|
|
|
2023-09-11 10:29:41 -04:00
|
|
|
=== Run "summary" command ===
|
|
|
|
|
EFUSE_NAME (Block) Description = [Meaningful Value] [Readable/Writeable] (Hex Value)
|
|
|
|
|
----------------------------------------------------------------------------------------
|
|
|
|
|
Config fuses:
|
|
|
|
|
WR_DIS (BLOCK0) Disable programming of individual eFuses = 0 R/W (0x00000000)
|
|
|
|
|
RD_DIS (BLOCK0) Disable reading from BlOCK4-10 = 0 R/W (0b0000000)
|
|
|
|
|
POWERGLITCH_EN (BLOCK0) Represents whether power glitch function is enable = False R/W (0b0)
|
2024-01-19 01:40:33 -05:00
|
|
|
d. 1: enabled. 0: disabled
|
2023-09-11 10:29:41 -04:00
|
|
|
DIS_TWAI (BLOCK0) Represents whether TWAI function is disabled or en = False R/W (0b0)
|
2024-01-19 01:40:33 -05:00
|
|
|
abled. 1: disabled. 0: enabled
|
2023-09-11 10:29:41 -04:00
|
|
|
KM_HUK_GEN_STATE_LOW (BLOCK0) Set this bit to control validation of HUK generate = 0 R/W (0b000000)
|
2024-01-19 01:40:33 -05:00
|
|
|
mode. Odd of 1 is invalid; even of 1 is valid
|
2023-09-11 10:29:41 -04:00
|
|
|
KM_HUK_GEN_STATE_HIGH (BLOCK0) Set this bit to control validation of HUK generate = 0 R/W (0b000)
|
2024-01-19 01:40:33 -05:00
|
|
|
mode. Odd of 1 is invalid; even of 1 is valid
|
2023-09-11 10:29:41 -04:00
|
|
|
KM_RND_SWITCH_CYCLE (BLOCK0) Set bits to control key manager random number swit = 0 R/W (0b00)
|
|
|
|
|
ch cycle. 0: control by register. 1: 8 km clk cycl
|
2024-01-19 01:40:33 -05:00
|
|
|
es. 2: 16 km cycles. 3: 32 km cycles
|
2023-09-11 10:29:41 -04:00
|
|
|
KM_DEPLOY_ONLY_ONCE (BLOCK0) Set each bit to control whether corresponding key = 0 R/W (0x0)
|
2024-01-19 01:40:33 -05:00
|
|
|
can only be deployed once. 1 is true; 0 is false.
|
|
|
|
|
Bit0: ecdsa. Bit1: xts. Bit2: hmac. Bit3: ds
|
2023-09-11 10:29:41 -04:00
|
|
|
DIS_DIRECT_BOOT (BLOCK0) Represents whether direct boot mode is disabled or = False R/W (0b0)
|
2024-01-19 01:40:33 -05:00
|
|
|
enabled. 1: disabled. 0: enabled
|
2023-09-11 10:29:41 -04:00
|
|
|
UART_PRINT_CONTROL (BLOCK0) Represents the type of UART printing. 00: force en = 0 R/W (0b00)
|
|
|
|
|
able printing. 01: enable printing when GPIO8 is r
|
2024-01-19 01:40:33 -05:00
|
|
|
eset at low level. 10: enable printing when GPIO8
|
2023-09-11 10:29:41 -04:00
|
|
|
is reset at high level. 11: force disable printing
|
|
|
|
|
HYS_EN_PAD (BLOCK0) Represents whether the hysteresis function of corr = False R/W (0b0)
|
2024-01-19 01:40:33 -05:00
|
|
|
esponding PAD is enabled. 1: enabled. 0:disabled
|
2023-09-11 10:29:41 -04:00
|
|
|
DCDC_VSET (BLOCK0) Set the dcdc voltage default = 0 R/W (0b00000)
|
|
|
|
|
PXA0_TIEH_SEL_0 (BLOCK0) TBD = 0 R/W (0b00)
|
|
|
|
|
PXA0_TIEH_SEL_1 (BLOCK0) TBD = 0 R/W (0b00)
|
|
|
|
|
PXA0_TIEH_SEL_2 (BLOCK0) TBD = 0 R/W (0b00)
|
|
|
|
|
PXA0_TIEH_SEL_3 (BLOCK0) TBD = 0 R/W (0b00)
|
|
|
|
|
KM_DISABLE_DEPLOY_MODE (BLOCK0) TBD = 0 R/W (0x0)
|
|
|
|
|
HP_PWR_SRC_SEL (BLOCK0) HP system power source select. 0:LDO. 1: DCDC = False R/W (0b0)
|
|
|
|
|
DCDC_VSET_EN (BLOCK0) Select dcdc vset use efuse_dcdc_vset = False R/W (0b0)
|
|
|
|
|
DIS_SWD (BLOCK0) Set this bit to disable super-watchdog = False R/W (0b0)
|
2024-01-19 01:40:33 -05:00
|
|
|
BLOCK_SYS_DATA1 (BLOCK2) System data part 1
|
|
|
|
|
= 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 R/W
|
|
|
|
|
BLOCK_USR_DATA (BLOCK3) User data
|
|
|
|
|
= 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 R/W
|
|
|
|
|
BLOCK_SYS_DATA2 (BLOCK10) System data part 2 (reserved)
|
|
|
|
|
= 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 R/W
|
|
|
|
|
|
2023-09-11 10:29:41 -04:00
|
|
|
Flash fuses:
|
|
|
|
|
FLASH_TYPE (BLOCK0) The type of interfaced flash. 0: four data lines; = False R/W (0b0)
|
2024-01-19 01:40:33 -05:00
|
|
|
1: eight data lines
|
2023-09-11 10:29:41 -04:00
|
|
|
FLASH_PAGE_SIZE (BLOCK0) Set flash page size = 0 R/W (0b00)
|
|
|
|
|
FLASH_ECC_EN (BLOCK0) Set this bit to enable ecc for flash boot = False R/W (0b0)
|
|
|
|
|
FLASH_TPUW (BLOCK0) Represents the flash waiting time after power-up; = 0 R/W (0x0)
|
|
|
|
|
in unit of ms. When the value less than 15; the wa
|
|
|
|
|
iting time is the programmed value. Otherwise; the
|
2024-01-19 01:40:33 -05:00
|
|
|
waiting time is 2 times the programmed value
|
2023-09-11 10:29:41 -04:00
|
|
|
FORCE_SEND_RESUME (BLOCK0) Represents whether ROM code is forced to send a re = False R/W (0b0)
|
|
|
|
|
sume command during SPI boot. 1: forced. 0:not for
|
2024-01-19 01:40:33 -05:00
|
|
|
ced
|
|
|
|
|
|
2023-09-11 10:29:41 -04:00
|
|
|
Jtag fuses:
|
|
|
|
|
JTAG_SEL_ENABLE (BLOCK0) Represents whether the selection between usb_to_jt = False R/W (0b0)
|
|
|
|
|
ag and pad_to_jtag through strapping gpio15 when b
|
2024-01-19 01:40:33 -05:00
|
|
|
oth EFUSE_DIS_PAD_JTAG and EFUSE_DIS_USB_JTAG are
|
|
|
|
|
equal to 0 is enabled or disabled. 1: enabled. 0:
|
|
|
|
|
disabled
|
2023-09-11 10:29:41 -04:00
|
|
|
SOFT_DIS_JTAG (BLOCK0) Represents whether JTAG is disabled in soft way. O = 0 R/W (0b000)
|
2024-01-19 01:40:33 -05:00
|
|
|
dd number: disabled. Even number: enabled
|
2023-09-11 10:29:41 -04:00
|
|
|
DIS_PAD_JTAG (BLOCK0) Represents whether JTAG is disabled in the hard wa = False R/W (0b0)
|
2024-01-19 01:40:33 -05:00
|
|
|
y(permanently). 1: disabled. 0: enabled
|
|
|
|
|
|
2023-09-11 10:29:41 -04:00
|
|
|
Mac fuses:
|
2024-01-19 01:40:33 -05:00
|
|
|
MAC (BLOCK1) MAC address
|
|
|
|
|
= 00:00:00:00:00:00 (OK) R/W
|
|
|
|
|
MAC_EXT (BLOCK1) Stores the extended bits of MAC address = 00:00 (OK) R/W
|
2023-09-11 10:29:41 -04:00
|
|
|
MAC_EUI64 (BLOCK1) calc MAC_EUI64 = MAC[0]:MAC[1]:MAC[2]:MAC_EXT[0]:M
|
2024-01-19 01:40:33 -05:00
|
|
|
= 00:00:00:00:00:00:00:00 (OK) R/W
|
|
|
|
|
AC_EXT[1]:MAC[3]:MAC[4]:MAC[5]
|
|
|
|
|
|
2023-09-11 10:29:41 -04:00
|
|
|
Security fuses:
|
|
|
|
|
DIS_FORCE_DOWNLOAD (BLOCK0) Represents whether the function that forces chip i = False R/W (0b0)
|
|
|
|
|
nto download mode is disabled or enabled. 1: disab
|
2024-01-19 01:40:33 -05:00
|
|
|
led. 0: enabled
|
2023-09-11 10:29:41 -04:00
|
|
|
SPI_DOWNLOAD_MSPI_DIS (BLOCK0) Set this bit to disable accessing MSPI flash/MSPI = False R/W (0b0)
|
2024-01-19 01:40:33 -05:00
|
|
|
ram by SYS AXI matrix during boot_mode_download
|
2023-09-11 10:29:41 -04:00
|
|
|
DIS_DOWNLOAD_MANUAL_ENCRYPT (BLOCK0) Represents whether flash encrypt function is disab = False R/W (0b0)
|
|
|
|
|
led or enabled(except in SPI boot mode). 1: disabl
|
2024-01-19 01:40:33 -05:00
|
|
|
ed. 0: enabled
|
2023-09-11 10:29:41 -04:00
|
|
|
FORCE_USE_KEY_MANAGER_KEY (BLOCK0) Set each bit to control whether corresponding key = 0 R/W (0x0)
|
|
|
|
|
must come from key manager.. 1 is true; 0 is false
|
2024-01-19 01:40:33 -05:00
|
|
|
. Bit0: ecdsa. Bit1: xts. Bit2: hmac. Bit3: ds
|
2023-09-11 10:29:41 -04:00
|
|
|
FORCE_DISABLE_SW_INIT_KEY (BLOCK0) Set this bit to disable software written init key; = False R/W (0b0)
|
2024-01-19 01:40:33 -05:00
|
|
|
and force use efuse_init_key
|
2023-09-11 10:29:41 -04:00
|
|
|
XTS_KEY_LENGTH_256 (BLOCK0) Set this bit to configure flash encryption use xts = False R/W (0b0)
|
2024-01-19 01:40:33 -05:00
|
|
|
-128 key; else use xts-256 key
|
2023-09-11 10:29:41 -04:00
|
|
|
SPI_BOOT_CRYPT_CNT (BLOCK0) Enables flash encryption when 1 or 3 bits are set = Disable R/W (0b000)
|
2024-01-19 01:40:33 -05:00
|
|
|
and disables otherwise
|
2023-09-11 10:29:41 -04:00
|
|
|
SECURE_BOOT_KEY_REVOKE0 (BLOCK0) Revoke 1st secure boot key = False R/W (0b0)
|
|
|
|
|
SECURE_BOOT_KEY_REVOKE1 (BLOCK0) Revoke 2nd secure boot key = False R/W (0b0)
|
|
|
|
|
SECURE_BOOT_KEY_REVOKE2 (BLOCK0) Revoke 3rd secure boot key = False R/W (0b0)
|
|
|
|
|
KEY_PURPOSE_0 (BLOCK0) Represents the purpose of Key0 = USER R/W (0x0)
|
|
|
|
|
KEY_PURPOSE_1 (BLOCK0) Represents the purpose of Key1 = USER R/W (0x0)
|
|
|
|
|
KEY_PURPOSE_2 (BLOCK0) Represents the purpose of Key2 = USER R/W (0x0)
|
|
|
|
|
KEY_PURPOSE_3 (BLOCK0) Represents the purpose of Key3 = USER R/W (0x0)
|
|
|
|
|
KEY_PURPOSE_4 (BLOCK0) Represents the purpose of Key4 = USER R/W (0x0)
|
|
|
|
|
KEY_PURPOSE_5 (BLOCK0) Represents the purpose of Key5 = USER R/W (0x0)
|
|
|
|
|
SEC_DPA_LEVEL (BLOCK0) Represents the spa secure level by configuring the = 0 R/W (0b00)
|
2024-01-19 01:40:33 -05:00
|
|
|
clock random divide mode
|
2023-09-11 10:29:41 -04:00
|
|
|
ECDSA_ENABLE_SOFT_K (BLOCK0) Represents whether hardware random number k is for = False R/W (0b0)
|
|
|
|
|
ced used in ESDCA. 1: force used. 0: not force use
|
2024-01-19 01:40:33 -05:00
|
|
|
d
|
2023-09-11 10:29:41 -04:00
|
|
|
CRYPT_DPA_ENABLE (BLOCK0) Represents whether anti-dpa attack is enabled. 1:e = False R/W (0b0)
|
2024-01-19 01:40:33 -05:00
|
|
|
nabled. 0: disabled
|
2023-09-11 10:29:41 -04:00
|
|
|
SECURE_BOOT_EN (BLOCK0) Represents whether secure boot is enabled or disab = False R/W (0b0)
|
2024-01-19 01:40:33 -05:00
|
|
|
led. 1: enabled. 0: disabled
|
2023-09-11 10:29:41 -04:00
|
|
|
SECURE_BOOT_AGGRESSIVE_REVOKE (BLOCK0) Represents whether revoking aggressive secure boot = False R/W (0b0)
|
2024-01-19 01:40:33 -05:00
|
|
|
is enabled or disabled. 1: enabled. 0: disabled
|
2023-09-11 10:29:41 -04:00
|
|
|
DIS_DOWNLOAD_MODE (BLOCK0) Represents whether Download mode is disabled or en = False R/W (0b0)
|
2024-01-19 01:40:33 -05:00
|
|
|
abled. 1: disabled. 0: enabled
|
2023-09-11 10:29:41 -04:00
|
|
|
LOCK_KM_KEY (BLOCK0) TBD = False R/W (0b0)
|
|
|
|
|
ENABLE_SECURITY_DOWNLOAD (BLOCK0) Represents whether security download is enabled or = False R/W (0b0)
|
2024-01-19 01:40:33 -05:00
|
|
|
disabled. 1: enabled. 0: disabled
|
2023-09-11 10:29:41 -04:00
|
|
|
SECURE_VERSION (BLOCK0) Represents the version used by ESP-IDF anti-rollba = 0 R/W (0x0000)
|
2024-01-19 01:40:33 -05:00
|
|
|
ck feature
|
2023-09-11 10:29:41 -04:00
|
|
|
SECURE_BOOT_DISABLE_FAST_WAKE (BLOCK0) Represents whether FAST VERIFY ON WAKE is disabled = False R/W (0b0)
|
|
|
|
|
or enabled when Secure Boot is enabled. 1: disabl
|
2024-01-19 01:40:33 -05:00
|
|
|
ed. 0: enabled
|
2023-09-11 10:29:41 -04:00
|
|
|
BLOCK_KEY0 (BLOCK4)
|
|
|
|
|
Purpose: USER
|
2024-01-19 01:40:33 -05:00
|
|
|
Key0 or user data
|
|
|
|
|
= 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 R/W
|
2023-09-11 10:29:41 -04:00
|
|
|
BLOCK_KEY1 (BLOCK5)
|
|
|
|
|
Purpose: USER
|
2024-01-19 01:40:33 -05:00
|
|
|
Key1 or user data
|
|
|
|
|
= 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 R/W
|
2023-09-11 10:29:41 -04:00
|
|
|
BLOCK_KEY2 (BLOCK6)
|
|
|
|
|
Purpose: USER
|
2024-01-19 01:40:33 -05:00
|
|
|
Key2 or user data
|
|
|
|
|
= 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 R/W
|
2023-09-11 10:29:41 -04:00
|
|
|
BLOCK_KEY3 (BLOCK7)
|
|
|
|
|
Purpose: USER
|
2024-01-19 01:40:33 -05:00
|
|
|
Key3 or user data
|
|
|
|
|
= 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 R/W
|
2023-09-11 10:29:41 -04:00
|
|
|
BLOCK_KEY4 (BLOCK8)
|
|
|
|
|
Purpose: USER
|
2024-01-19 01:40:33 -05:00
|
|
|
Key4 or user data
|
|
|
|
|
= 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 R/W
|
2023-09-11 10:29:41 -04:00
|
|
|
BLOCK_KEY5 (BLOCK9)
|
|
|
|
|
Purpose: USER
|
2024-01-19 01:40:33 -05:00
|
|
|
Key5 or user data
|
|
|
|
|
= 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 R/W
|
|
|
|
|
|
2023-09-11 10:29:41 -04:00
|
|
|
Usb fuses:
|
|
|
|
|
USB_DEVICE_EXCHG_PINS (BLOCK0) Enable usb device exchange pins of D+ and D- = False R/W (0b0)
|
|
|
|
|
USB_OTG11_EXCHG_PINS (BLOCK0) Enable usb otg11 exchange pins of D+ and D- = False R/W (0b0)
|
|
|
|
|
DIS_USB_JTAG (BLOCK0) Represents whether the function of usb switch to j = False R/W (0b0)
|
|
|
|
|
tag is disabled or enabled. 1: disabled. 0: enable
|
2024-01-19 01:40:33 -05:00
|
|
|
d
|
2023-09-11 10:29:41 -04:00
|
|
|
USB_PHY_SEL (BLOCK0) TBD = False R/W (0b0)
|
|
|
|
|
DIS_USB_OTG_DOWNLOAD_MODE (BLOCK0) Set this bit to disable download via USB-OTG = False R/W (0b0)
|
|
|
|
|
DIS_USB_SERIAL_JTAG_ROM_PRINT (BLOCK0) Represents whether print from USB-Serial-JTAG is d = False R/W (0b0)
|
2024-01-19 01:40:33 -05:00
|
|
|
isabled or enabled. 1: disabled. 0: enabled
|
2023-09-11 10:29:41 -04:00
|
|
|
DIS_USB_SERIAL_JTAG_DOWNLOAD_MODE (BLOCK0) Represents whether the USB-Serial-JTAG download fu = False R/W (0b0)
|
|
|
|
|
nction is disabled or enabled. 1: disabled. 0: ena
|
2024-01-19 01:40:33 -05:00
|
|
|
bled
|
|
|
|
|
|
2023-09-11 10:29:41 -04:00
|
|
|
Wdt fuses:
|
|
|
|
|
WDT_DELAY_SEL (BLOCK0) Represents whether RTC watchdog timeout threshold = 0 R/W (0b00)
|
|
|
|
|
is selected at startup. 1: selected. 0: not select
|
2024-01-19 01:40:33 -05:00
|
|
|
ed
|
2023-09-11 10:29:41 -04:00
|
|
|
DIS_WDT (BLOCK0) Set this bit to disable watch dog = False R/W (0b0)
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
To get a dump for all eFuse registers.
|
|
|
|
|
|
|
|
|
|
.. code-block:: none
|
|
|
|
|
|
|
|
|
|
espefuse.py v4.7.dev1
|
|
|
|
|
Connecting....
|
|
|
|
|
Detecting chip type... ESP32-P4
|
|
|
|
|
BLOCK0 ( ) [0 ] read_regs: 00000000 00000000 00000000 00000000 00000000 00000000
|
|
|
|
|
MAC_SPI_8M_0 (BLOCK1 ) [1 ] read_regs: 00000000 00000000 00000000 00000000 00000000 00000000
|
|
|
|
|
BLOCK_SYS_DATA (BLOCK2 ) [2 ] read_regs: 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000
|
|
|
|
|
BLOCK_USR_DATA (BLOCK3 ) [3 ] read_regs: 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000
|
|
|
|
|
BLOCK_KEY0 (BLOCK4 ) [4 ] read_regs: 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000
|
|
|
|
|
BLOCK_KEY1 (BLOCK5 ) [5 ] read_regs: 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000
|
|
|
|
|
BLOCK_KEY2 (BLOCK6 ) [6 ] read_regs: 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000
|
|
|
|
|
BLOCK_KEY3 (BLOCK7 ) [7 ] read_regs: 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000
|
|
|
|
|
BLOCK_KEY4 (BLOCK8 ) [8 ] read_regs: 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000
|
|
|
|
|
BLOCK_KEY5 (BLOCK9 ) [9 ] read_regs: 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000
|
|
|
|
|
BLOCK_SYS_DATA2 (BLOCK10 ) [10] read_regs: 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000
|
|
|
|
|
BLOCK0 ( ) [0 ] err__regs: 00000000 00000000 00000000 00000000 00000000 00000000
|
|
|
|
|
EFUSE_RD_RS_ERR0_REG 0x00000000
|
|
|
|
|
EFUSE_RD_RS_ERR1_REG 0x00000000
|
|
|
|
|
=== Run "dump" command ===
|
