alex/esp-idf
alex/esp-idf
1
0
Fork 0
mirror of https://github.com/espressif/esp-idf.git synced 2024-10-05 20:47:46 -04:00
Code Issues Actions 2 Packages Projects Releases Wiki Activity
964db79c0e
esp-idf/components/espcoredump/CMakeLists.txt

28 lines
967 B
CMake
Raw Normal View History

espcoredump: code refactoring and add support for RISC-V implemetation This commit includes the refactoring of the core dump feature. Thanks to this refactoring, it is easier to integrate the support of RISC-V architecture for this feature. Fixes ESP-1758
2020-12-13 22:10:29 -05:00
set(srcs "src/core_dump_common.c"
"src/core_dump_checksum.c"
"src/core_dump_flash.c"
"src/core_dump_uart.c"
"src/core_dump_elf.c"
"src/core_dump_binary.c")
espcoredump: On device core dump parsing to generate summary
2021-03-01 05:30:35 -05:00
set(includes "include")
espcoredump: code refactoring and add support for RISC-V implemetation This commit includes the refactoring of the core dump feature. Thanks to this refactoring, it is easier to integrate the support of RISC-V architecture for this feature. Fixes ESP-1758
2020-12-13 22:10:29 -05:00
set(priv_includes "include_core_dump")
idf_build_get_property(target IDF_TARGET)
if(CONFIG_IDF_TARGET_ARCH_XTENSA)
espcoredump: On device core dump parsing to generate summary
2021-03-01 05:30:35 -05:00
list(APPEND srcs "src/port/xtensa/core_dump_port.c")
list(APPEND includes "include/port/xtensa")
list(APPEND priv_includes "include_core_dump/port/xtensa")
espcoredump: code refactoring and add support for RISC-V implemetation This commit includes the refactoring of the core dump feature. Thanks to this refactoring, it is easier to integrate the support of RISC-V architecture for this feature. Fixes ESP-1758
2020-12-13 22:10:29 -05:00
elseif(CONFIG_IDF_TARGET_ARCH_RISCV)
espcoredump: On device core dump parsing to generate summary
2021-03-01 05:30:35 -05:00
list(APPEND srcs "src/port/riscv/core_dump_port.c")
list(APPEND includes "include/port/riscv")
list(APPEND priv_includes "include_core_dump/port/riscv")
espcoredump: code refactoring and add support for RISC-V implemetation This commit includes the refactoring of the core dump feature. Thanks to this refactoring, it is easier to integrate the support of RISC-V architecture for this feature. Fixes ESP-1758
2020-12-13 22:10:29 -05:00
endif()
idf_component_register(SRCS ${srcs}
espcoredump: On device core dump parsing to generate summary
2021-03-01 05:30:35 -05:00
INCLUDE_DIRS ${includes}
espcoredump: code refactoring and add support for RISC-V implemetation This commit includes the refactoring of the core dump feature. Thanks to this refactoring, it is easier to integrate the support of RISC-V architecture for this feature. Fixes ESP-1758
2020-12-13 22:10:29 -05:00
PRIV_INCLUDE_DIRS ${priv_includes}
cmake: some formatting fixes Do not include bootloader in flash target when secure boot is enabled. Emit signing warning on all cases where signed apps are enabled (secure boot and signed images) Follow convention of capital letters for SECURE_BOOT_SIGNING_KEY variable, since it is relevant to other components, not just bootloader. Pass signing key and verification key via config, not requiring bootloader to know parent app dir. Misc. variables name corrections
2019-06-21 02:29:32 -04:00
LDFRAGMENTS linker.lf
coredump: change data format to ELF
2019-11-22 00:25:43 -05:00
PRIV_REQUIRES spi_flash app_update mbedtls esp_rom soc)
Reference in New Issue Copy Permalink