mirror of
https://github.com/espressif/esp-idf.git
synced 2024-10-05 20:47:46 -04:00
73 lines
2.0 KiB
C
73 lines
2.0 KiB
C
|
// Copyright 2015-2016 Espressif Systems (Shanghai) PTE LTD
|
||
|
//
|
||
|
// Licensed under the Apache License, Version 2.0 (the "License");
|
||
|
// you may not use this file except in compliance with the License.
|
||
|
// You may obtain a copy of the License at
|
||
|
//
|
||
|
// http://www.apache.org/licenses/LICENSE-2.0
|
||
|
//
|
||
|
// Unless required by applicable law or agreed to in writing, software
|
||
|
// distributed under the License is distributed on an "AS IS" BASIS,
|
||
|
// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
|
||
|
// See the License for the specific language governing permissions and
|
||
|
// limitations under the License.
|
||
|
|
||
|
#include "esp_attr.h"
|
||
|
#include "freertos/portmacro.h"
|
||
|
#include "esp_phy_init.h"
|
||
|
#include "phy.h"
|
||
|
|
||
|
#define PHY_ENABLE_VERSION_PRINT 1
|
||
|
|
||
|
static DRAM_ATTR portMUX_TYPE s_phy_int_mux = portMUX_INITIALIZER_UNLOCKED;
|
||
|
extern void phy_version_print(void);
|
||
|
|
||
|
static _lock_t s_phy_access_lock;
|
||
|
|
||
|
/* Reference count of enabling PHY */
|
||
|
static uint8_t s_phy_access_ref = 0;
|
||
|
|
||
|
extern void bt_bb_v2_init_cmplx(int print_version);
|
||
|
|
||
|
uint32_t IRAM_ATTR phy_enter_critical(void)
|
||
|
{
|
||
|
if (xPortInIsrContext()) {
|
||
|
portENTER_CRITICAL_ISR(&s_phy_int_mux);
|
||
|
|
||
|
} else {
|
||
|
portENTER_CRITICAL(&s_phy_int_mux);
|
||
|
}
|
||
|
// Interrupt level will be stored in current tcb, so always return zero.
|
||
|
return 0;
|
||
|
}
|
||
|
|
||
|
void IRAM_ATTR phy_exit_critical(uint32_t level)
|
||
|
{
|
||
|
// Param level don't need any more, ignore it.
|
||
|
if (xPortInIsrContext()) {
|
||
|
portEXIT_CRITICAL_ISR(&s_phy_int_mux);
|
||
|
} else {
|
||
|
portEXIT_CRITICAL(&s_phy_int_mux);
|
||
|
}
|
||
|
}
|
||
|
|
||
|
void esp_phy_enable(void)
|
||
|
{
|
||
|
_lock_acquire(&s_phy_access_lock);
|
||
|
if (s_phy_access_ref == 0) {
|
||
|
register_chipv7_phy(NULL, NULL, PHY_RF_CAL_FULL);
|
||
|
bt_bb_v2_init_cmplx(PHY_ENABLE_VERSION_PRINT);
|
||
|
phy_version_print();
|
||
|
}
|
||
|
|
||
|
s_phy_access_ref++;
|
||
|
|
||
|
_lock_release(&s_phy_access_lock);
|
||
|
// ESP32H2-TODO: enable common clk.
|
||
|
}
|
||
|
|
||
|
void esp_phy_disable(void)
|
||
|
{
|
||
|
// ESP32H2-TODO: close rf and disable clk for modem sleep and light sleep
|
||
|
}
|