mirror of
https://github.com/espressif/esp-idf.git
synced 2024-10-05 20:47:46 -04:00
75 lines
3.7 KiB
C
75 lines
3.7 KiB
C
|
#include "bootloader_common.h"
|
||
|
|
#include "sdkconfig.h"
|
||
|
|
#include "soc/efuse_reg.h"
|
||
|
|
#include "soc/gpio_sig_map.h"
|
||
|
|
#include "soc/io_mux_reg.h"
|
||
|
|
#include "esp32/rom/efuse.h"
|
||
|
|
#include "esp32/rom/gpio.h"
|
||
|
|
#include "esp32/rom/spi_flash.h"
|
||
|
|
|
||
|
|
#define FLASH_CLK_IO SPI_CLK_GPIO_NUM
|
||
|
|
#define FLASH_CS_IO SPI_CS0_GPIO_NUM
|
||
|
|
#define FLASH_SPIQ_IO SPI_Q_GPIO_NUM
|
||
|
|
#define FLASH_SPID_IO SPI_D_GPIO_NUM
|
||
|
|
#define FLASH_SPIWP_IO SPI_WP_GPIO_NUM
|
||
|
|
#define FLASH_SPIHD_IO SPI_HD_GPIO_NUM
|
||
|
|
|
||
|
|
void bootloader_configure_spi_pins(int drv)
|
||
|
|
{
|
||
|
|
uint32_t chip_ver = REG_GET_FIELD(EFUSE_BLK0_RDATA3_REG, EFUSE_RD_CHIP_VER_PKG);
|
||
|
|
uint32_t pkg_ver = chip_ver & 0x7;
|
||
|
|
|
||
|
|
if (pkg_ver == EFUSE_RD_CHIP_VER_PKG_ESP32D2WDQ5) {
|
||
|
|
// For ESP32D2WD the SPI pins are already configured
|
||
|
|
// flash clock signal should come from IO MUX.
|
||
|
|
PIN_FUNC_SELECT(PERIPHS_IO_MUX_SD_CLK_U, FUNC_SD_CLK_SPICLK);
|
||
|
|
SET_PERI_REG_BITS(PERIPHS_IO_MUX_SD_CLK_U, FUN_DRV, drv, FUN_DRV_S);
|
||
|
|
} else if (pkg_ver == EFUSE_RD_CHIP_VER_PKG_ESP32PICOD2) {
|
||
|
|
// For ESP32PICOD2 the SPI pins are already configured
|
||
|
|
// flash clock signal should come from IO MUX.
|
||
|
|
PIN_FUNC_SELECT(PERIPHS_IO_MUX_SD_CLK_U, FUNC_SD_CLK_SPICLK);
|
||
|
|
SET_PERI_REG_BITS(PERIPHS_IO_MUX_SD_CLK_U, FUN_DRV, drv, FUN_DRV_S);
|
||
|
|
} else if (pkg_ver == EFUSE_RD_CHIP_VER_PKG_ESP32PICOD4) {
|
||
|
|
// For ESP32PICOD4 the SPI pins are already configured
|
||
|
|
// flash clock signal should come from IO MUX.
|
||
|
|
PIN_FUNC_SELECT(PERIPHS_IO_MUX_SD_CLK_U, FUNC_SD_CLK_SPICLK);
|
||
|
|
SET_PERI_REG_BITS(PERIPHS_IO_MUX_SD_CLK_U, FUN_DRV, drv, FUN_DRV_S);
|
||
|
|
} else {
|
||
|
|
const uint32_t spiconfig = ets_efuse_get_spiconfig();
|
||
|
|
if (spiconfig == EFUSE_SPICONFIG_SPI_DEFAULTS) {
|
||
|
|
gpio_matrix_out(FLASH_CS_IO, SPICS0_OUT_IDX, 0, 0);
|
||
|
|
gpio_matrix_out(FLASH_SPIQ_IO, SPIQ_OUT_IDX, 0, 0);
|
||
|
|
gpio_matrix_in(FLASH_SPIQ_IO, SPIQ_IN_IDX, 0);
|
||
|
|
gpio_matrix_out(FLASH_SPID_IO, SPID_OUT_IDX, 0, 0);
|
||
|
|
gpio_matrix_in(FLASH_SPID_IO, SPID_IN_IDX, 0);
|
||
|
|
gpio_matrix_out(FLASH_SPIWP_IO, SPIWP_OUT_IDX, 0, 0);
|
||
|
|
gpio_matrix_in(FLASH_SPIWP_IO, SPIWP_IN_IDX, 0);
|
||
|
|
gpio_matrix_out(FLASH_SPIHD_IO, SPIHD_OUT_IDX, 0, 0);
|
||
|
|
gpio_matrix_in(FLASH_SPIHD_IO, SPIHD_IN_IDX, 0);
|
||
|
|
//select pin function gpio
|
||
|
|
PIN_FUNC_SELECT(PERIPHS_IO_MUX_SD_DATA0_U, PIN_FUNC_GPIO);
|
||
|
|
PIN_FUNC_SELECT(PERIPHS_IO_MUX_SD_DATA1_U, PIN_FUNC_GPIO);
|
||
|
|
PIN_FUNC_SELECT(PERIPHS_IO_MUX_SD_DATA2_U, PIN_FUNC_GPIO);
|
||
|
|
PIN_FUNC_SELECT(PERIPHS_IO_MUX_SD_DATA3_U, PIN_FUNC_GPIO);
|
||
|
|
PIN_FUNC_SELECT(PERIPHS_IO_MUX_SD_CMD_U, PIN_FUNC_GPIO);
|
||
|
|
// flash clock signal should come from IO MUX.
|
||
|
|
// set drive ability for clock
|
||
|
|
PIN_FUNC_SELECT(PERIPHS_IO_MUX_SD_CLK_U, FUNC_SD_CLK_SPICLK);
|
||
|
|
SET_PERI_REG_BITS(PERIPHS_IO_MUX_SD_CLK_U, FUN_DRV, drv, FUN_DRV_S);
|
||
|
|
|
||
|
|
#if CONFIG_SPIRAM_TYPE_ESPPSRAM32 || CONFIG_SPIRAM_TYPE_ESPPSRAM64
|
||
|
|
uint32_t flash_id = g_rom_flashchip.device_id;
|
||
|
|
if (flash_id == FLASH_ID_GD25LQ32C) {
|
||
|
|
// Set drive ability for 1.8v flash in 80Mhz.
|
||
|
|
SET_PERI_REG_BITS(PERIPHS_IO_MUX_SD_DATA0_U, FUN_DRV, 3, FUN_DRV_S);
|
||
|
|
SET_PERI_REG_BITS(PERIPHS_IO_MUX_SD_DATA1_U, FUN_DRV, 3, FUN_DRV_S);
|
||
|
|
SET_PERI_REG_BITS(PERIPHS_IO_MUX_SD_DATA2_U, FUN_DRV, 3, FUN_DRV_S);
|
||
|
|
SET_PERI_REG_BITS(PERIPHS_IO_MUX_SD_DATA3_U, FUN_DRV, 3, FUN_DRV_S);
|
||
|
|
SET_PERI_REG_BITS(PERIPHS_IO_MUX_SD_CMD_U, FUN_DRV, 3, FUN_DRV_S);
|
||
|
|
SET_PERI_REG_BITS(PERIPHS_IO_MUX_SD_CLK_U, FUN_DRV, 3, FUN_DRV_S);
|
||
|
|
}
|
||
|
|
#endif
|
||
|
|
}
|
||
|
|
}
|
||
|
|
}
|