esp-idf/components/xtensa/include/esp_debug_helpers.h

62 lines
1.5 KiB
C
Raw Normal View History

2019-03-26 04:30:43 -04:00
#pragma once
2017-01-17 18:57:53 -05:00
#ifdef __cplusplus
2019-03-26 04:30:43 -04:00
extern "C" {
2017-01-17 18:57:53 -05:00
#endif
#ifndef __ASSEMBLER__
2019-06-12 05:13:44 -04:00
#include <stdbool.h>
#include "esp_err.h"
2019-03-26 04:30:43 -04:00
#define ESP_WATCHPOINT_LOAD 0x40000000
#define ESP_WATCHPOINT_STORE 0x80000000
#define ESP_WATCHPOINT_ACCESS 0xC0000000
/**
2019-03-26 04:30:43 -04:00
* @brief If an OCD is connected over JTAG. set breakpoint 0 to the given function
* address. Do nothing otherwise.
2019-03-26 04:30:43 -04:00
* @param fn Pointer to the target breakpoint position
*/
void esp_set_breakpoint_if_jtag(void *fn);
/**
* @brief Set a watchpoint to break/panic when a certain memory range is accessed.
*
* @param no Watchpoint number. On the ESP32, this can be 0 or 1.
* @param adr Base address to watch
* @param size Size of the region, starting at the base address, to watch. Must
* be one of 2^n, with n in [0..6].
* @param flags One of ESP_WATCHPOINT_* flags
*
* @return ESP_ERR_INVALID_ARG on invalid arg, ESP_OK otherwise
*
2019-03-26 04:30:43 -04:00
* @warning The ESP32 watchpoint hardware watches a region of bytes by effectively
* masking away the lower n bits for a region with size 2^n. If adr does
* not have zero for these lower n bits, you may not be watching the
* region you intended.
*/
esp_err_t esp_set_watchpoint(int no, void *adr, int size, int flags);
/**
* @brief Clear a watchpoint
*
* @param no Watchpoint to clear
*
*/
void esp_clear_watchpoint(int no);
/**
* @brief Checks stack pointer
*/
static inline bool esp_stack_ptr_is_sane(uint32_t sp)
{
return !(sp < 0x3ffae010UL || sp > 0x3ffffff0UL || ((sp & 0xf) != 0));
}
2019-03-26 04:30:43 -04:00
#endif
2017-01-17 18:57:53 -05:00
#ifdef __cplusplus
}
#endif