2020-02-20 23:06:35 -05:00
|
|
|
// Copyright 2015-2020 Espressif Systems (Shanghai) PTE LTD
|
2016-09-28 11:20:34 -04:00
|
|
|
//
|
|
|
|
// Licensed under the Apache License, Version 2.0 (the "License");
|
|
|
|
// you may not use this file except in compliance with the License.
|
|
|
|
// You may obtain a copy of the License at
|
2020-02-20 23:06:35 -05:00
|
|
|
//
|
2016-09-28 11:20:34 -04:00
|
|
|
// http://www.apache.org/licenses/LICENSE-2.0
|
|
|
|
//
|
|
|
|
// Unless required by applicable law or agreed to in writing, software
|
|
|
|
// distributed under the License is distributed on an "AS IS" BASIS,
|
|
|
|
// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
|
|
|
|
// See the License for the specific language governing permissions and
|
|
|
|
// limitations under the License.
|
|
|
|
#include "freertos/FreeRTOS.h"
|
2020-02-20 23:06:35 -05:00
|
|
|
#include "hal/clk_gate_ll.h"
|
2021-03-24 22:24:37 -04:00
|
|
|
#include "esp_attr.h"
|
2016-09-28 11:20:34 -04:00
|
|
|
#include "driver/periph_ctrl.h"
|
|
|
|
|
|
|
|
static portMUX_TYPE periph_spinlock = portMUX_INITIALIZER_UNLOCKED;
|
|
|
|
|
2020-04-10 04:09:07 -04:00
|
|
|
static uint8_t ref_counts[PERIPH_MODULE_MAX] = {0};
|
|
|
|
|
2016-09-28 11:20:34 -04:00
|
|
|
void periph_module_enable(periph_module_t periph)
|
|
|
|
{
|
2020-04-10 04:09:07 -04:00
|
|
|
assert(periph < PERIPH_MODULE_MAX);
|
2019-03-25 06:32:15 -04:00
|
|
|
portENTER_CRITICAL_SAFE(&periph_spinlock);
|
2020-04-10 04:09:07 -04:00
|
|
|
if (ref_counts[periph] == 0) {
|
|
|
|
periph_ll_enable_clk_clear_rst(periph);
|
|
|
|
}
|
|
|
|
ref_counts[periph]++;
|
2019-03-25 06:32:15 -04:00
|
|
|
portEXIT_CRITICAL_SAFE(&periph_spinlock);
|
2017-10-02 02:48:16 -04:00
|
|
|
}
|
|
|
|
|
|
|
|
void periph_module_disable(periph_module_t periph)
|
|
|
|
{
|
2020-04-10 04:09:07 -04:00
|
|
|
assert(periph < PERIPH_MODULE_MAX);
|
2019-03-25 06:32:15 -04:00
|
|
|
portENTER_CRITICAL_SAFE(&periph_spinlock);
|
2020-04-10 04:09:07 -04:00
|
|
|
ref_counts[periph]--;
|
|
|
|
if (ref_counts[periph] == 0) {
|
|
|
|
periph_ll_disable_clk_set_rst(periph);
|
|
|
|
}
|
2019-03-25 06:32:15 -04:00
|
|
|
portEXIT_CRITICAL_SAFE(&periph_spinlock);
|
2017-10-02 02:48:16 -04:00
|
|
|
}
|
|
|
|
|
|
|
|
void periph_module_reset(periph_module_t periph)
|
|
|
|
{
|
2020-04-10 04:09:07 -04:00
|
|
|
assert(periph < PERIPH_MODULE_MAX);
|
2019-03-25 06:32:15 -04:00
|
|
|
portENTER_CRITICAL_SAFE(&periph_spinlock);
|
2020-02-20 23:06:35 -05:00
|
|
|
periph_ll_reset(periph);
|
2019-03-25 06:32:15 -04:00
|
|
|
portEXIT_CRITICAL_SAFE(&periph_spinlock);
|
2017-10-02 02:48:16 -04:00
|
|
|
}
|
2020-07-02 07:53:15 -04:00
|
|
|
|
|
|
|
IRAM_ATTR void wifi_bt_common_module_enable(void)
|
|
|
|
{
|
|
|
|
portENTER_CRITICAL_SAFE(&periph_spinlock);
|
|
|
|
if (ref_counts[PERIPH_WIFI_BT_COMMON_MODULE] == 0) {
|
|
|
|
periph_ll_wifi_bt_module_enable_clk_clear_rst();
|
|
|
|
}
|
|
|
|
ref_counts[PERIPH_WIFI_BT_COMMON_MODULE]++;
|
|
|
|
portEXIT_CRITICAL_SAFE(&periph_spinlock);
|
|
|
|
}
|
|
|
|
|
|
|
|
IRAM_ATTR void wifi_bt_common_module_disable(void)
|
|
|
|
{
|
|
|
|
portENTER_CRITICAL_SAFE(&periph_spinlock);
|
|
|
|
ref_counts[PERIPH_WIFI_BT_COMMON_MODULE]--;
|
|
|
|
if (ref_counts[PERIPH_WIFI_BT_COMMON_MODULE] == 0) {
|
|
|
|
periph_ll_wifi_bt_module_disable_clk_set_rst();
|
|
|
|
}
|
|
|
|
portEXIT_CRITICAL_SAFE(&periph_spinlock);
|
2020-11-10 02:40:01 -05:00
|
|
|
}
|
2020-12-30 03:42:39 -05:00
|
|
|
|
|
|
|
void wifi_module_enable(void)
|
|
|
|
{
|
2022-01-27 06:21:48 -05:00
|
|
|
portENTER_CRITICAL_SAFE(&periph_spinlock);
|
2020-12-30 03:42:39 -05:00
|
|
|
periph_ll_wifi_module_enable_clk_clear_rst();
|
2022-01-27 06:21:48 -05:00
|
|
|
portEXIT_CRITICAL_SAFE(&periph_spinlock);
|
2020-12-30 03:42:39 -05:00
|
|
|
}
|
|
|
|
|
|
|
|
void wifi_module_disable(void)
|
|
|
|
{
|
2022-01-27 06:21:48 -05:00
|
|
|
portENTER_CRITICAL_SAFE(&periph_spinlock);
|
2020-12-30 03:42:39 -05:00
|
|
|
periph_ll_wifi_module_disable_clk_set_rst();
|
2022-01-27 06:21:48 -05:00
|
|
|
portEXIT_CRITICAL_SAFE(&periph_spinlock);
|
2020-12-30 03:42:39 -05:00
|
|
|
}
|