2022-06-07 02:46:23 -04:00
|
|
|
/*
|
2023-12-28 21:59:55 -05:00
|
|
|
* SPDX-FileCopyrightText: 2020-2024 Espressif Systems (Shanghai) CO LTD
|
2022-06-07 02:46:23 -04:00
|
|
|
*
|
|
|
|
* SPDX-License-Identifier: Apache-2.0
|
|
|
|
*/
|
2020-11-05 23:03:03 -05:00
|
|
|
#include <stdint.h>
|
|
|
|
#include <stddef.h>
|
2024-03-11 08:28:03 -04:00
|
|
|
#include <assert.h>
|
2022-06-07 02:46:23 -04:00
|
|
|
#include "soc/soc.h"
|
2020-11-05 23:03:03 -05:00
|
|
|
#include "riscv/interrupt.h"
|
2024-03-11 08:28:03 -04:00
|
|
|
#include "soc/interrupt_reg.h"
|
|
|
|
#include "riscv/csr.h"
|
|
|
|
#include "esp_attr.h"
|
2023-07-19 04:06:02 -04:00
|
|
|
#include "riscv/rv_utils.h"
|
|
|
|
|
|
|
|
|
2020-11-05 23:03:03 -05:00
|
|
|
typedef struct {
|
|
|
|
intr_handler_t handler;
|
|
|
|
void *arg;
|
|
|
|
} intr_handler_item_t;
|
|
|
|
|
2023-08-14 03:44:24 -04:00
|
|
|
static intr_handler_item_t s_intr_handlers[SOC_CPU_CORES_NUM][RV_EXTERNAL_INT_COUNT];
|
|
|
|
|
|
|
|
|
|
|
|
static intr_handler_item_t* intr_get_item(int int_no)
|
2020-11-05 23:03:03 -05:00
|
|
|
{
|
|
|
|
assert_valid_rv_int_num(int_no);
|
|
|
|
|
2023-08-14 03:44:24 -04:00
|
|
|
const uint32_t id = rv_utils_get_core_id();
|
|
|
|
|
|
|
|
return &s_intr_handlers[id][int_no];
|
|
|
|
}
|
|
|
|
|
|
|
|
/*************************** Software interrupt dispatcher ***************************/
|
|
|
|
|
|
|
|
void intr_handler_set(int int_no, intr_handler_t fn, void *arg)
|
|
|
|
{
|
|
|
|
intr_handler_item_t* item = intr_get_item(int_no);
|
|
|
|
|
|
|
|
*item = (intr_handler_item_t) {
|
2020-11-05 23:03:03 -05:00
|
|
|
.handler = fn,
|
|
|
|
.arg = arg
|
|
|
|
};
|
|
|
|
}
|
|
|
|
|
|
|
|
intr_handler_t intr_handler_get(int rv_int_num)
|
|
|
|
{
|
2023-08-14 03:44:24 -04:00
|
|
|
const intr_handler_item_t* item = intr_get_item(rv_int_num);
|
|
|
|
return item->handler;
|
2020-11-05 23:03:03 -05:00
|
|
|
}
|
|
|
|
|
|
|
|
void *intr_handler_get_arg(int rv_int_num)
|
|
|
|
{
|
2023-08-14 03:44:24 -04:00
|
|
|
const intr_handler_item_t* item = intr_get_item(rv_int_num);
|
|
|
|
return item->arg;
|
2020-11-05 23:03:03 -05:00
|
|
|
}
|
|
|
|
|
|
|
|
/* called from vectors.S */
|
|
|
|
void _global_interrupt_handler(intptr_t sp, int mcause)
|
|
|
|
{
|
2023-08-14 03:44:24 -04:00
|
|
|
/* mcause contains the interrupt number that triggered the current interrupt, this number
|
|
|
|
* also take into account local/internal interrupt, however, this should not happen in practice,
|
|
|
|
* since we never map any peripheral to those. */
|
|
|
|
assert(mcause >= RV_EXTERNAL_INT_OFFSET && "Interrupt sources must not be mapped to local interrupts");
|
|
|
|
const intr_handler_item_t* item = intr_get_item(mcause - RV_EXTERNAL_INT_OFFSET);
|
|
|
|
if (item->handler) {
|
|
|
|
(*item->handler)(item->arg);
|
2020-11-05 23:03:03 -05:00
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
/*************************** Exception names. Used in .gdbinit file. ***************************/
|
|
|
|
|
|
|
|
const char *riscv_excp_names[16] __attribute__((used)) = {
|
|
|
|
"misaligned_fetch",
|
|
|
|
"fault_fetch",
|
|
|
|
"illegal_instruction",
|
|
|
|
"breakpoint",
|
|
|
|
"misaligned_load",
|
|
|
|
"fault_load",
|
|
|
|
"misaligned_store",
|
|
|
|
"fault_store",
|
|
|
|
"user_ecall",
|
|
|
|
"supervisor_ecall",
|
|
|
|
"hypervisor_ecall",
|
|
|
|
"machine_ecall",
|
|
|
|
"exec_page_fault",
|
|
|
|
"load_page_fault",
|
|
|
|
"reserved",
|
|
|
|
"store_page_fault"
|
|
|
|
};
|