2017-09-22 05:47:06 -04:00
|
|
|
/*
|
|
|
|
Tests for the spi_slave device driver
|
|
|
|
*/
|
|
|
|
|
|
|
|
#include <string.h>
|
|
|
|
#include "unity.h"
|
|
|
|
#include "driver/spi_master.h"
|
|
|
|
#include "driver/spi_slave.h"
|
global: move the soc component out of the common list
This MR removes the common dependency from every IDF components to the SOC component.
Currently, in the ``idf_functions.cmake`` script, we include the header path of SOC component by default for all components.
But for better code organization (or maybe also benifits to the compiling speed), we may remove the dependency to SOC components for most components except the driver and kernel related components.
In CMAKE, we have two kinds of header visibilities (set by include path visibility):
(Assume component A --(depends on)--> B, B is the current component)
1. public (``COMPONENT_ADD_INCLUDEDIRS``): means this path is visible to other depending components (A) (visible to A and B)
2. private (``COMPONENT_PRIV_INCLUDEDIRS``): means this path is only visible to source files inside the component (visible to B only)
and we have two kinds of depending ways:
(Assume component A --(depends on)--> B --(depends on)--> C, B is the current component)
1. public (```COMPONENT_REQUIRES```): means B can access to public include path of C. All other components rely on you (A) will also be available for the public headers. (visible to A, B)
2. private (``COMPONENT_PRIV_REQUIRES``): means B can access to public include path of C, but don't propagate this relation to other components (A). (visible to B)
1. remove the common requirement in ``idf_functions.cmake``, this makes the SOC components invisible to all other components by default.
2. if a component (for example, DRIVER) really needs the dependency to SOC, add a private dependency to SOC for it.
3. some other components that don't really depends on the SOC may still meet some errors saying "can't find header soc/...", this is because it's depended component (DRIVER) incorrectly include the header of SOC in its public headers. Moving all this kind of #include into source files, or private headers
4. Fix the include requirements for some file which miss sufficient #include directives. (Previously they include some headers by the long long long header include link)
This is a breaking change. Previous code may depends on the long include chain.
You may need to include the following headers for some files after this commit:
- soc/soc.h
- soc/soc_memory_layout.h
- driver/gpio.h
- esp_sleep.h
The major broken include chain includes:
1. esp_system.h no longer includes esp_sleep.h. The latter includes driver/gpio.h and driver/touch_pad.h.
2. ets_sys.h no longer includes soc/soc.h
3. freertos/portmacro.h no longer includes soc/soc_memory_layout.h
some peripheral headers no longer includes their hw related headers, e.g. rom/gpio.h no longer includes soc/gpio_pins.h and soc/gpio_reg.h
BREAKING CHANGE
2019-04-03 01:17:38 -04:00
|
|
|
#include "driver/gpio.h"
|
2017-09-22 05:47:06 -04:00
|
|
|
#include "esp_log.h"
|
2018-09-26 05:51:28 -04:00
|
|
|
#include "sdkconfig.h"
|
2018-09-30 07:00:06 -04:00
|
|
|
#include "test/test_common_spi.h"
|
2017-09-22 05:47:06 -04:00
|
|
|
|
2019-04-30 06:51:55 -04:00
|
|
|
#ifndef CONFIG_ESP32_SPIRAM_SUPPORT
|
2018-10-13 03:13:02 -04:00
|
|
|
//This test should be removed once the timing test is merged.
|
|
|
|
|
2017-09-22 05:47:06 -04:00
|
|
|
|
|
|
|
#define MASTER_SEND {0x93, 0x34, 0x56, 0x78, 0x9a, 0xbc, 0xde, 0xf0, 0xaa, 0xcc, 0xff, 0xee, 0x55, 0x77, 0x88, 0x43}
|
|
|
|
#define SLAVE_SEND { 0xaa, 0xdc, 0xba, 0x98, 0x76, 0x54, 0x32, 0x10, 0x13, 0x57, 0x9b, 0xdf, 0x24, 0x68, 0xac, 0xe0 }
|
|
|
|
|
2018-09-26 05:51:28 -04:00
|
|
|
static inline void int_connect( uint32_t gpio, uint32_t sigo, uint32_t sigi )
|
2017-09-22 05:47:06 -04:00
|
|
|
{
|
|
|
|
gpio_matrix_out( gpio, sigo, false, false );
|
|
|
|
gpio_matrix_in( gpio, sigi, false );
|
|
|
|
}
|
|
|
|
|
|
|
|
static void master_init_nodma( spi_device_handle_t* spi)
|
|
|
|
{
|
|
|
|
esp_err_t ret;
|
|
|
|
spi_bus_config_t buscfg={
|
2018-09-26 05:51:28 -04:00
|
|
|
.miso_io_num=PIN_NUM_MISO,
|
2017-09-22 05:47:06 -04:00
|
|
|
.mosi_io_num=PIN_NUM_MOSI,
|
|
|
|
.sclk_io_num=PIN_NUM_CLK,
|
|
|
|
.quadwp_io_num=-1,
|
|
|
|
.quadhd_io_num=-1
|
|
|
|
};
|
|
|
|
spi_device_interface_config_t devcfg={
|
|
|
|
.clock_speed_hz=4*1000*1000, //currently only up to 4MHz for internel connect
|
|
|
|
.mode=0, //SPI mode 0
|
|
|
|
.spics_io_num=PIN_NUM_CS, //CS pin
|
|
|
|
.queue_size=7, //We want to be able to queue 7 transactions at a time
|
2018-09-26 05:51:28 -04:00
|
|
|
.pre_cb=NULL,
|
2018-06-25 00:34:31 -04:00
|
|
|
.cs_ena_posttrans=5,
|
|
|
|
.cs_ena_pretrans=1,
|
2017-09-22 05:47:06 -04:00
|
|
|
};
|
|
|
|
//Initialize the SPI bus
|
2018-09-30 07:00:06 -04:00
|
|
|
ret=spi_bus_initialize(TEST_SPI_HOST, &buscfg, 0);
|
2017-09-22 05:47:06 -04:00
|
|
|
TEST_ASSERT(ret==ESP_OK);
|
|
|
|
//Attach the LCD to the SPI bus
|
2018-09-30 07:00:06 -04:00
|
|
|
ret=spi_bus_add_device(TEST_SPI_HOST, &devcfg, spi);
|
2017-09-22 05:47:06 -04:00
|
|
|
TEST_ASSERT(ret==ESP_OK);
|
|
|
|
}
|
|
|
|
|
|
|
|
static void slave_init()
|
|
|
|
{
|
|
|
|
//Configuration for the SPI bus
|
|
|
|
spi_bus_config_t buscfg={
|
|
|
|
.mosi_io_num=PIN_NUM_MOSI,
|
|
|
|
.miso_io_num=PIN_NUM_MISO,
|
|
|
|
.sclk_io_num=PIN_NUM_CLK
|
|
|
|
};
|
|
|
|
//Configuration for the SPI slave interface
|
|
|
|
spi_slave_interface_config_t slvcfg={
|
|
|
|
.mode=0,
|
|
|
|
.spics_io_num=PIN_NUM_CS,
|
|
|
|
.queue_size=3,
|
|
|
|
.flags=0,
|
|
|
|
};
|
|
|
|
//Enable pull-ups on SPI lines so we don't detect rogue pulses when no master is connected.
|
|
|
|
gpio_set_pull_mode(PIN_NUM_MOSI, GPIO_PULLUP_ONLY);
|
|
|
|
gpio_set_pull_mode(PIN_NUM_CLK, GPIO_PULLUP_ONLY);
|
|
|
|
gpio_set_pull_mode(PIN_NUM_CS, GPIO_PULLUP_ONLY);
|
|
|
|
//Initialize SPI slave interface
|
2018-09-30 07:00:06 -04:00
|
|
|
TEST_ESP_OK( spi_slave_initialize(TEST_SLAVE_HOST, &buscfg, &slvcfg, 2) );
|
2017-09-22 05:47:06 -04:00
|
|
|
}
|
|
|
|
|
2018-11-19 22:13:44 -05:00
|
|
|
TEST_CASE("test slave send unaligned","[spi]")
|
2017-09-22 05:47:06 -04:00
|
|
|
{
|
2018-11-19 22:13:44 -05:00
|
|
|
WORD_ALIGNED_ATTR uint8_t master_txbuf[320]=MASTER_SEND;
|
|
|
|
WORD_ALIGNED_ATTR uint8_t master_rxbuf[320];
|
|
|
|
WORD_ALIGNED_ATTR uint8_t slave_txbuf[320]=SLAVE_SEND;
|
|
|
|
WORD_ALIGNED_ATTR uint8_t slave_rxbuf[320];
|
2017-09-22 05:47:06 -04:00
|
|
|
|
|
|
|
spi_device_handle_t spi;
|
|
|
|
//initial master
|
|
|
|
master_init_nodma( &spi );
|
|
|
|
//initial slave
|
|
|
|
slave_init();
|
|
|
|
|
|
|
|
//do internal connection
|
|
|
|
int_connect( PIN_NUM_MOSI, HSPID_OUT_IDX, VSPIQ_IN_IDX );
|
|
|
|
int_connect( PIN_NUM_MISO, VSPIQ_OUT_IDX, HSPID_IN_IDX );
|
|
|
|
int_connect( PIN_NUM_CS, HSPICS0_OUT_IDX, VSPICS0_IN_IDX );
|
|
|
|
int_connect( PIN_NUM_CLK, HSPICLK_OUT_IDX, VSPICLK_IN_IDX );
|
|
|
|
|
2018-11-19 22:13:44 -05:00
|
|
|
for ( int i = 0; i < 4; i ++ ) {
|
2017-09-22 05:47:06 -04:00
|
|
|
//slave send
|
|
|
|
spi_slave_transaction_t slave_t;
|
|
|
|
spi_slave_transaction_t* out;
|
|
|
|
memset(&slave_t, 0, sizeof(spi_slave_transaction_t));
|
|
|
|
slave_t.length=8*32;
|
2018-11-19 22:13:44 -05:00
|
|
|
slave_t.tx_buffer=slave_txbuf+i;
|
2017-09-22 05:47:06 -04:00
|
|
|
slave_t.rx_buffer=slave_rxbuf;
|
2018-09-30 07:00:06 -04:00
|
|
|
TEST_ESP_OK(spi_slave_queue_trans(TEST_SLAVE_HOST, &slave_t, portMAX_DELAY));
|
2017-09-22 05:47:06 -04:00
|
|
|
|
|
|
|
//send
|
|
|
|
spi_transaction_t t = {};
|
|
|
|
t.length = 32*(i+1);
|
|
|
|
if ( t.length != 0 ) {
|
2018-09-26 05:51:28 -04:00
|
|
|
t.tx_buffer = master_txbuf+i;
|
2017-09-22 05:47:06 -04:00
|
|
|
t.rx_buffer = master_rxbuf+i;
|
|
|
|
}
|
|
|
|
spi_device_transmit( spi, (spi_transaction_t*)&t );
|
|
|
|
|
|
|
|
//wait for end
|
2018-09-30 07:00:06 -04:00
|
|
|
TEST_ESP_OK(spi_slave_get_trans_result(TEST_SLAVE_HOST, &out, portMAX_DELAY));
|
2017-09-22 05:47:06 -04:00
|
|
|
|
|
|
|
//show result
|
|
|
|
ESP_LOGI(SLAVE_TAG, "trans_len: %d", slave_t.trans_len);
|
|
|
|
ESP_LOG_BUFFER_HEX( "master tx", t.tx_buffer, t.length/8 );
|
|
|
|
ESP_LOG_BUFFER_HEX( "master rx", t.rx_buffer, t.length/8 );
|
|
|
|
ESP_LOG_BUFFER_HEX( "slave tx", slave_t.tx_buffer, (slave_t.trans_len+7)/8);
|
|
|
|
ESP_LOG_BUFFER_HEX( "slave rx", slave_t.rx_buffer, (slave_t.trans_len+7)/8);
|
|
|
|
|
|
|
|
TEST_ASSERT_EQUAL_HEX8_ARRAY( t.tx_buffer, slave_t.rx_buffer, t.length/8 );
|
|
|
|
TEST_ASSERT_EQUAL_HEX8_ARRAY( slave_t.tx_buffer, t.rx_buffer, t.length/8 );
|
|
|
|
|
|
|
|
TEST_ASSERT_EQUAL( t.length, slave_t.trans_len );
|
|
|
|
|
|
|
|
//clean
|
|
|
|
memset( master_rxbuf, 0x66, sizeof(master_rxbuf));
|
|
|
|
memset( slave_rxbuf, 0x66, sizeof(slave_rxbuf));
|
|
|
|
}
|
2018-09-26 05:51:28 -04:00
|
|
|
|
2018-09-30 07:00:06 -04:00
|
|
|
TEST_ASSERT(spi_slave_free(TEST_SLAVE_HOST) == ESP_OK);
|
2018-09-26 05:51:28 -04:00
|
|
|
|
2017-09-22 05:47:06 -04:00
|
|
|
TEST_ASSERT(spi_bus_remove_device(spi) == ESP_OK);
|
2018-09-30 07:00:06 -04:00
|
|
|
TEST_ASSERT(spi_bus_free(TEST_SPI_HOST) == ESP_OK);
|
2017-09-22 05:47:06 -04:00
|
|
|
|
|
|
|
ESP_LOGI(MASTER_TAG, "test passed.");
|
|
|
|
}
|
2018-09-26 05:51:28 -04:00
|
|
|
|
2019-04-30 06:51:55 -04:00
|
|
|
#endif // !CONFIG_ESP32_SPIRAM_SUPPORT
|