mirror of
https://github.com/nopnop2002/esp-idf-ssd1306.git
synced 2024-10-03 18:18:47 -04:00
Update README.md
This commit is contained in:
parent
0002b64533
commit
1dba14e921
@ -129,6 +129,7 @@ According to the SSD1306 datasheet, the minimum SPI clock cycle time is 100ns.
|
||||
Therefore, the maximum SPI clock frequency is 10MHz.
|
||||
The SPI clock frequency used by this project is 1MHz.
|
||||
Higher SPI clock frequencies can be specified using ```spi_clock_speed()```.
|
||||
When using 10MHz, you need to be careful about the length of the wire cable.
|
||||
```
|
||||
//int speed = 1000000; // 1MHz
|
||||
//int speed = 2000000; // 2MHz
|
||||
|
Loading…
Reference in New Issue
Block a user