mirror of
https://github.com/alexandrebobkov/ESP-Nodes.git
synced 2024-10-05 20:47:50 -04:00
509 lines
23 KiB
C
509 lines
23 KiB
C
/*
|
|
* Automatically generated file. DO NOT EDIT.
|
|
* Espressif IoT Development Framework (ESP-IDF) 5.2.2 Configuration Header
|
|
*/
|
|
#pragma once
|
|
#define CONFIG_SOC_ADC_SUPPORTED 1
|
|
#define CONFIG_SOC_DEDICATED_GPIO_SUPPORTED 1
|
|
#define CONFIG_SOC_UART_SUPPORTED 1
|
|
#define CONFIG_SOC_GDMA_SUPPORTED 1
|
|
#define CONFIG_SOC_AHB_GDMA_SUPPORTED 1
|
|
#define CONFIG_SOC_GPTIMER_SUPPORTED 1
|
|
#define CONFIG_SOC_TWAI_SUPPORTED 1
|
|
#define CONFIG_SOC_BT_SUPPORTED 1
|
|
#define CONFIG_SOC_ASYNC_MEMCPY_SUPPORTED 1
|
|
#define CONFIG_SOC_USB_SERIAL_JTAG_SUPPORTED 1
|
|
#define CONFIG_SOC_TEMP_SENSOR_SUPPORTED 1
|
|
#define CONFIG_SOC_XT_WDT_SUPPORTED 1
|
|
#define CONFIG_SOC_WIFI_SUPPORTED 1
|
|
#define CONFIG_SOC_SUPPORTS_SECURE_DL_MODE 1
|
|
#define CONFIG_SOC_EFUSE_KEY_PURPOSE_FIELD 1
|
|
#define CONFIG_SOC_EFUSE_HAS_EFUSE_RST_BUG 1
|
|
#define CONFIG_SOC_EFUSE_SUPPORTED 1
|
|
#define CONFIG_SOC_RTC_FAST_MEM_SUPPORTED 1
|
|
#define CONFIG_SOC_RTC_MEM_SUPPORTED 1
|
|
#define CONFIG_SOC_I2S_SUPPORTED 1
|
|
#define CONFIG_SOC_RMT_SUPPORTED 1
|
|
#define CONFIG_SOC_SDM_SUPPORTED 1
|
|
#define CONFIG_SOC_GPSPI_SUPPORTED 1
|
|
#define CONFIG_SOC_LEDC_SUPPORTED 1
|
|
#define CONFIG_SOC_I2C_SUPPORTED 1
|
|
#define CONFIG_SOC_SYSTIMER_SUPPORTED 1
|
|
#define CONFIG_SOC_SUPPORT_COEXISTENCE 1
|
|
#define CONFIG_SOC_AES_SUPPORTED 1
|
|
#define CONFIG_SOC_MPI_SUPPORTED 1
|
|
#define CONFIG_SOC_SHA_SUPPORTED 1
|
|
#define CONFIG_SOC_HMAC_SUPPORTED 1
|
|
#define CONFIG_SOC_DIG_SIGN_SUPPORTED 1
|
|
#define CONFIG_SOC_FLASH_ENC_SUPPORTED 1
|
|
#define CONFIG_SOC_SECURE_BOOT_SUPPORTED 1
|
|
#define CONFIG_SOC_MEMPROT_SUPPORTED 1
|
|
#define CONFIG_SOC_BOD_SUPPORTED 1
|
|
#define CONFIG_SOC_CLK_TREE_SUPPORTED 1
|
|
#define CONFIG_SOC_ASSIST_DEBUG_SUPPORTED 1
|
|
#define CONFIG_SOC_WDT_SUPPORTED 1
|
|
#define CONFIG_SOC_SPI_FLASH_SUPPORTED 1
|
|
#define CONFIG_SOC_XTAL_SUPPORT_40M 1
|
|
#define CONFIG_SOC_AES_SUPPORT_DMA 1
|
|
#define CONFIG_SOC_AES_GDMA 1
|
|
#define CONFIG_SOC_AES_SUPPORT_AES_128 1
|
|
#define CONFIG_SOC_AES_SUPPORT_AES_256 1
|
|
#define CONFIG_SOC_ADC_DIG_CTRL_SUPPORTED 1
|
|
#define CONFIG_SOC_ADC_ARBITER_SUPPORTED 1
|
|
#define CONFIG_SOC_ADC_DIG_IIR_FILTER_SUPPORTED 1
|
|
#define CONFIG_SOC_ADC_MONITOR_SUPPORTED 1
|
|
#define CONFIG_SOC_ADC_DMA_SUPPORTED 1
|
|
#define CONFIG_SOC_ADC_PERIPH_NUM 2
|
|
#define CONFIG_SOC_ADC_MAX_CHANNEL_NUM 5
|
|
#define CONFIG_SOC_ADC_ATTEN_NUM 4
|
|
#define CONFIG_SOC_ADC_DIGI_CONTROLLER_NUM 1
|
|
#define CONFIG_SOC_ADC_PATT_LEN_MAX 8
|
|
#define CONFIG_SOC_ADC_DIGI_MIN_BITWIDTH 12
|
|
#define CONFIG_SOC_ADC_DIGI_MAX_BITWIDTH 12
|
|
#define CONFIG_SOC_ADC_DIGI_RESULT_BYTES 4
|
|
#define CONFIG_SOC_ADC_DIGI_DATA_BYTES_PER_CONV 4
|
|
#define CONFIG_SOC_ADC_DIGI_IIR_FILTER_NUM 2
|
|
#define CONFIG_SOC_ADC_DIGI_MONITOR_NUM 2
|
|
#define CONFIG_SOC_ADC_SAMPLE_FREQ_THRES_HIGH 83333
|
|
#define CONFIG_SOC_ADC_SAMPLE_FREQ_THRES_LOW 611
|
|
#define CONFIG_SOC_ADC_RTC_MIN_BITWIDTH 12
|
|
#define CONFIG_SOC_ADC_RTC_MAX_BITWIDTH 12
|
|
#define CONFIG_SOC_ADC_CALIBRATION_V1_SUPPORTED 1
|
|
#define CONFIG_SOC_ADC_SELF_HW_CALI_SUPPORTED 1
|
|
#define CONFIG_SOC_ADC_SHARED_POWER 1
|
|
#define CONFIG_SOC_APB_BACKUP_DMA 1
|
|
#define CONFIG_SOC_BROWNOUT_RESET_SUPPORTED 1
|
|
#define CONFIG_SOC_SHARED_IDCACHE_SUPPORTED 1
|
|
#define CONFIG_SOC_CACHE_MEMORY_IBANK_SIZE 0x4000
|
|
#define CONFIG_SOC_CPU_CORES_NUM 1
|
|
#define CONFIG_SOC_CPU_INTR_NUM 32
|
|
#define CONFIG_SOC_CPU_HAS_FLEXIBLE_INTC 1
|
|
#define CONFIG_SOC_CPU_BREAKPOINTS_NUM 8
|
|
#define CONFIG_SOC_CPU_WATCHPOINTS_NUM 8
|
|
#define CONFIG_SOC_CPU_WATCHPOINT_MAX_REGION_SIZE 0x80000000
|
|
#define CONFIG_SOC_DS_SIGNATURE_MAX_BIT_LEN 3072
|
|
#define CONFIG_SOC_DS_KEY_PARAM_MD_IV_LENGTH 16
|
|
#define CONFIG_SOC_DS_KEY_CHECK_MAX_WAIT_US 1100
|
|
#define CONFIG_SOC_AHB_GDMA_VERSION 1
|
|
#define CONFIG_SOC_GDMA_NUM_GROUPS_MAX 1
|
|
#define CONFIG_SOC_GDMA_PAIRS_PER_GROUP_MAX 3
|
|
#define CONFIG_SOC_GPIO_PORT 1
|
|
#define CONFIG_SOC_GPIO_PIN_COUNT 22
|
|
#define CONFIG_SOC_GPIO_SUPPORT_PIN_GLITCH_FILTER 1
|
|
#define CONFIG_SOC_GPIO_FILTER_CLK_SUPPORT_APB 1
|
|
#define CONFIG_SOC_GPIO_SUPPORT_FORCE_HOLD 1
|
|
#define CONFIG_SOC_GPIO_SUPPORT_DEEPSLEEP_WAKEUP 1
|
|
#define CONFIG_SOC_GPIO_IN_RANGE_MAX 21
|
|
#define CONFIG_SOC_GPIO_OUT_RANGE_MAX 21
|
|
#define CONFIG_SOC_GPIO_DEEP_SLEEP_WAKE_VALID_GPIO_MASK 0
|
|
#define CONFIG_SOC_GPIO_VALID_DIGITAL_IO_PAD_MASK 0x00000000003FFFC0
|
|
#define CONFIG_SOC_GPIO_CLOCKOUT_BY_GPIO_MATRIX 1
|
|
#define CONFIG_SOC_DEDIC_GPIO_OUT_CHANNELS_NUM 8
|
|
#define CONFIG_SOC_DEDIC_GPIO_IN_CHANNELS_NUM 8
|
|
#define CONFIG_SOC_DEDIC_PERIPH_ALWAYS_ENABLE 1
|
|
#define CONFIG_SOC_I2C_NUM 1
|
|
#define CONFIG_SOC_I2C_FIFO_LEN 32
|
|
#define CONFIG_SOC_I2C_CMD_REG_NUM 8
|
|
#define CONFIG_SOC_I2C_SUPPORT_SLAVE 1
|
|
#define CONFIG_SOC_I2C_SUPPORT_HW_CLR_BUS 1
|
|
#define CONFIG_SOC_I2C_SUPPORT_XTAL 1
|
|
#define CONFIG_SOC_I2C_SUPPORT_RTC 1
|
|
#define CONFIG_SOC_I2C_SUPPORT_10BIT_ADDR 1
|
|
#define CONFIG_SOC_I2C_SLAVE_SUPPORT_BROADCAST 1
|
|
#define CONFIG_SOC_I2C_SLAVE_CAN_GET_STRETCH_CAUSE 1
|
|
#define CONFIG_SOC_I2C_SLAVE_SUPPORT_I2CRAM_ACCESS 1
|
|
#define CONFIG_SOC_I2S_NUM 1
|
|
#define CONFIG_SOC_I2S_HW_VERSION_2 1
|
|
#define CONFIG_SOC_I2S_SUPPORTS_XTAL 1
|
|
#define CONFIG_SOC_I2S_SUPPORTS_PLL_F160M 1
|
|
#define CONFIG_SOC_I2S_SUPPORTS_PCM 1
|
|
#define CONFIG_SOC_I2S_SUPPORTS_PDM 1
|
|
#define CONFIG_SOC_I2S_SUPPORTS_PDM_TX 1
|
|
#define CONFIG_SOC_I2S_PDM_MAX_TX_LINES 2
|
|
#define CONFIG_SOC_I2S_SUPPORTS_TDM 1
|
|
#define CONFIG_SOC_LEDC_SUPPORT_APB_CLOCK 1
|
|
#define CONFIG_SOC_LEDC_SUPPORT_XTAL_CLOCK 1
|
|
#define CONFIG_SOC_LEDC_CHANNEL_NUM 6
|
|
#define CONFIG_SOC_LEDC_TIMER_BIT_WIDTH 14
|
|
#define CONFIG_SOC_LEDC_SUPPORT_FADE_STOP 1
|
|
#define CONFIG_SOC_MMU_LINEAR_ADDRESS_REGION_NUM 1
|
|
#define CONFIG_SOC_MMU_PERIPH_NUM 1
|
|
#define CONFIG_SOC_MPU_MIN_REGION_SIZE 0x20000000
|
|
#define CONFIG_SOC_MPU_REGIONS_MAX_NUM 8
|
|
#define CONFIG_SOC_RMT_GROUPS 1
|
|
#define CONFIG_SOC_RMT_TX_CANDIDATES_PER_GROUP 2
|
|
#define CONFIG_SOC_RMT_RX_CANDIDATES_PER_GROUP 2
|
|
#define CONFIG_SOC_RMT_CHANNELS_PER_GROUP 4
|
|
#define CONFIG_SOC_RMT_MEM_WORDS_PER_CHANNEL 48
|
|
#define CONFIG_SOC_RMT_SUPPORT_RX_PINGPONG 1
|
|
#define CONFIG_SOC_RMT_SUPPORT_RX_DEMODULATION 1
|
|
#define CONFIG_SOC_RMT_SUPPORT_TX_ASYNC_STOP 1
|
|
#define CONFIG_SOC_RMT_SUPPORT_TX_LOOP_COUNT 1
|
|
#define CONFIG_SOC_RMT_SUPPORT_TX_SYNCHRO 1
|
|
#define CONFIG_SOC_RMT_SUPPORT_TX_CARRIER_DATA_ONLY 1
|
|
#define CONFIG_SOC_RMT_SUPPORT_XTAL 1
|
|
#define CONFIG_SOC_RMT_SUPPORT_APB 1
|
|
#define CONFIG_SOC_RMT_SUPPORT_RC_FAST 1
|
|
#define CONFIG_SOC_RTC_CNTL_CPU_PD_DMA_BUS_WIDTH 128
|
|
#define CONFIG_SOC_RTC_CNTL_CPU_PD_REG_FILE_NUM 108
|
|
#define CONFIG_SOC_RTCIO_PIN_COUNT 0
|
|
#define CONFIG_SOC_MPI_MEM_BLOCKS_NUM 4
|
|
#define CONFIG_SOC_MPI_OPERATIONS_NUM 3
|
|
#define CONFIG_SOC_RSA_MAX_BIT_LEN 3072
|
|
#define CONFIG_SOC_SHA_DMA_MAX_BUFFER_SIZE 3968
|
|
#define CONFIG_SOC_SHA_SUPPORT_DMA 1
|
|
#define CONFIG_SOC_SHA_SUPPORT_RESUME 1
|
|
#define CONFIG_SOC_SHA_GDMA 1
|
|
#define CONFIG_SOC_SHA_SUPPORT_SHA1 1
|
|
#define CONFIG_SOC_SHA_SUPPORT_SHA224 1
|
|
#define CONFIG_SOC_SHA_SUPPORT_SHA256 1
|
|
#define CONFIG_SOC_SDM_GROUPS 1
|
|
#define CONFIG_SOC_SDM_CHANNELS_PER_GROUP 4
|
|
#define CONFIG_SOC_SDM_CLK_SUPPORT_APB 1
|
|
#define CONFIG_SOC_SPI_PERIPH_NUM 2
|
|
#define CONFIG_SOC_SPI_MAX_CS_NUM 6
|
|
#define CONFIG_SOC_SPI_MAXIMUM_BUFFER_SIZE 64
|
|
#define CONFIG_SOC_SPI_SUPPORT_DDRCLK 1
|
|
#define CONFIG_SOC_SPI_SLAVE_SUPPORT_SEG_TRANS 1
|
|
#define CONFIG_SOC_SPI_SUPPORT_CD_SIG 1
|
|
#define CONFIG_SOC_SPI_SUPPORT_CONTINUOUS_TRANS 1
|
|
#define CONFIG_SOC_SPI_SUPPORT_SLAVE_HD_VER2 1
|
|
#define CONFIG_SOC_SPI_SUPPORT_CLK_APB 1
|
|
#define CONFIG_SOC_SPI_SUPPORT_CLK_XTAL 1
|
|
#define CONFIG_SOC_SPI_PERIPH_SUPPORT_CONTROL_DUMMY_OUT 1
|
|
#define CONFIG_SOC_MEMSPI_IS_INDEPENDENT 1
|
|
#define CONFIG_SOC_SPI_MAX_PRE_DIVIDER 16
|
|
#define CONFIG_SOC_SPI_MEM_SUPPORT_AUTO_WAIT_IDLE 1
|
|
#define CONFIG_SOC_SPI_MEM_SUPPORT_AUTO_SUSPEND 1
|
|
#define CONFIG_SOC_SPI_MEM_SUPPORT_AUTO_RESUME 1
|
|
#define CONFIG_SOC_SPI_MEM_SUPPORT_IDLE_INTR 1
|
|
#define CONFIG_SOC_SPI_MEM_SUPPORT_SW_SUSPEND 1
|
|
#define CONFIG_SOC_SPI_MEM_SUPPORT_CHECK_SUS 1
|
|
#define CONFIG_SOC_SPI_MEM_SUPPORT_CONFIG_GPIO_BY_EFUSE 1
|
|
#define CONFIG_SOC_SPI_MEM_SUPPORT_WRAP 1
|
|
#define CONFIG_SOC_MEMSPI_SRC_FREQ_80M_SUPPORTED 1
|
|
#define CONFIG_SOC_MEMSPI_SRC_FREQ_40M_SUPPORTED 1
|
|
#define CONFIG_SOC_MEMSPI_SRC_FREQ_26M_SUPPORTED 1
|
|
#define CONFIG_SOC_MEMSPI_SRC_FREQ_20M_SUPPORTED 1
|
|
#define CONFIG_SOC_SYSTIMER_COUNTER_NUM 2
|
|
#define CONFIG_SOC_SYSTIMER_ALARM_NUM 3
|
|
#define CONFIG_SOC_SYSTIMER_BIT_WIDTH_LO 32
|
|
#define CONFIG_SOC_SYSTIMER_BIT_WIDTH_HI 20
|
|
#define CONFIG_SOC_SYSTIMER_FIXED_DIVIDER 1
|
|
#define CONFIG_SOC_SYSTIMER_INT_LEVEL 1
|
|
#define CONFIG_SOC_SYSTIMER_ALARM_MISS_COMPENSATE 1
|
|
#define CONFIG_SOC_TIMER_GROUPS 2
|
|
#define CONFIG_SOC_TIMER_GROUP_TIMERS_PER_GROUP 1
|
|
#define CONFIG_SOC_TIMER_GROUP_COUNTER_BIT_WIDTH 54
|
|
#define CONFIG_SOC_TIMER_GROUP_SUPPORT_XTAL 1
|
|
#define CONFIG_SOC_TIMER_GROUP_SUPPORT_APB 1
|
|
#define CONFIG_SOC_TIMER_GROUP_TOTAL_TIMERS 2
|
|
#define CONFIG_SOC_MWDT_SUPPORT_XTAL 1
|
|
#define CONFIG_SOC_TWAI_CONTROLLER_NUM 1
|
|
#define CONFIG_SOC_TWAI_CLK_SUPPORT_APB 1
|
|
#define CONFIG_SOC_TWAI_BRP_MIN 2
|
|
#define CONFIG_SOC_TWAI_BRP_MAX 16384
|
|
#define CONFIG_SOC_TWAI_SUPPORTS_RX_STATUS 1
|
|
#define CONFIG_SOC_EFUSE_DIS_DOWNLOAD_ICACHE 1
|
|
#define CONFIG_SOC_EFUSE_DIS_PAD_JTAG 1
|
|
#define CONFIG_SOC_EFUSE_DIS_USB_JTAG 1
|
|
#define CONFIG_SOC_EFUSE_DIS_DIRECT_BOOT 1
|
|
#define CONFIG_SOC_EFUSE_SOFT_DIS_JTAG 1
|
|
#define CONFIG_SOC_EFUSE_DIS_ICACHE 1
|
|
#define CONFIG_SOC_EFUSE_BLOCK9_KEY_PURPOSE_QUIRK 1
|
|
#define CONFIG_SOC_SECURE_BOOT_V2_RSA 1
|
|
#define CONFIG_SOC_EFUSE_SECURE_BOOT_KEY_DIGESTS 3
|
|
#define CONFIG_SOC_EFUSE_REVOKE_BOOT_KEY_DIGESTS 1
|
|
#define CONFIG_SOC_SUPPORT_SECURE_BOOT_REVOKE_KEY 1
|
|
#define CONFIG_SOC_FLASH_ENCRYPTED_XTS_AES_BLOCK_MAX 32
|
|
#define CONFIG_SOC_FLASH_ENCRYPTION_XTS_AES 1
|
|
#define CONFIG_SOC_FLASH_ENCRYPTION_XTS_AES_128 1
|
|
#define CONFIG_SOC_MEMPROT_CPU_PREFETCH_PAD_SIZE 16
|
|
#define CONFIG_SOC_MEMPROT_MEM_ALIGN_SIZE 512
|
|
#define CONFIG_SOC_UART_NUM 2
|
|
#define CONFIG_SOC_UART_HP_NUM 2
|
|
#define CONFIG_SOC_UART_FIFO_LEN 128
|
|
#define CONFIG_SOC_UART_BITRATE_MAX 5000000
|
|
#define CONFIG_SOC_UART_SUPPORT_APB_CLK 1
|
|
#define CONFIG_SOC_UART_SUPPORT_RTC_CLK 1
|
|
#define CONFIG_SOC_UART_SUPPORT_XTAL_CLK 1
|
|
#define CONFIG_SOC_UART_SUPPORT_WAKEUP_INT 1
|
|
#define CONFIG_SOC_UART_SUPPORT_FSM_TX_WAIT_SEND 1
|
|
#define CONFIG_SOC_COEX_HW_PTI 1
|
|
#define CONFIG_SOC_PHY_DIG_REGS_MEM_SIZE 21
|
|
#define CONFIG_SOC_MAC_BB_PD_MEM_SIZE 192
|
|
#define CONFIG_SOC_WIFI_LIGHT_SLEEP_CLK_WIDTH 12
|
|
#define CONFIG_SOC_PM_SUPPORT_WIFI_WAKEUP 1
|
|
#define CONFIG_SOC_PM_SUPPORT_BT_WAKEUP 1
|
|
#define CONFIG_SOC_PM_SUPPORT_CPU_PD 1
|
|
#define CONFIG_SOC_PM_SUPPORT_WIFI_PD 1
|
|
#define CONFIG_SOC_PM_SUPPORT_BT_PD 1
|
|
#define CONFIG_SOC_PM_SUPPORT_RC_FAST_PD 1
|
|
#define CONFIG_SOC_PM_SUPPORT_VDDSDIO_PD 1
|
|
#define CONFIG_SOC_PM_SUPPORT_MAC_BB_PD 1
|
|
#define CONFIG_SOC_PM_CPU_RETENTION_BY_RTCCNTL 1
|
|
#define CONFIG_SOC_PM_MODEM_RETENTION_BY_BACKUPDMA 1
|
|
#define CONFIG_SOC_CLK_RC_FAST_D256_SUPPORTED 1
|
|
#define CONFIG_SOC_RTC_SLOW_CLK_SUPPORT_RC_FAST_D256 1
|
|
#define CONFIG_SOC_CLK_RC_FAST_SUPPORT_CALIBRATION 1
|
|
#define CONFIG_SOC_CLK_XTAL32K_SUPPORTED 1
|
|
#define CONFIG_SOC_TEMPERATURE_SENSOR_SUPPORT_FAST_RC 1
|
|
#define CONFIG_SOC_TEMPERATURE_SENSOR_SUPPORT_XTAL 1
|
|
#define CONFIG_SOC_WIFI_HW_TSF 1
|
|
#define CONFIG_SOC_WIFI_FTM_SUPPORT 1
|
|
#define CONFIG_SOC_WIFI_GCMP_SUPPORT 1
|
|
#define CONFIG_SOC_WIFI_WAPI_SUPPORT 1
|
|
#define CONFIG_SOC_WIFI_CSI_SUPPORT 1
|
|
#define CONFIG_SOC_WIFI_MESH_SUPPORT 1
|
|
#define CONFIG_SOC_WIFI_SUPPORT_VARIABLE_BEACON_WINDOW 1
|
|
#define CONFIG_SOC_WIFI_PHY_NEEDS_USB_WORKAROUND 1
|
|
#define CONFIG_SOC_BLE_SUPPORTED 1
|
|
#define CONFIG_SOC_BLE_MESH_SUPPORTED 1
|
|
#define CONFIG_SOC_BLE_50_SUPPORTED 1
|
|
#define CONFIG_SOC_BLE_DEVICE_PRIVACY_SUPPORTED 1
|
|
#define CONFIG_SOC_BLUFI_SUPPORTED 1
|
|
#define CONFIG_SOC_PHY_COMBO_MODULE 1
|
|
#define CONFIG_IDF_CMAKE 1
|
|
#define CONFIG_IDF_TOOLCHAIN "gcc"
|
|
#define CONFIG_IDF_TARGET_ARCH_RISCV 1
|
|
#define CONFIG_IDF_TARGET_ARCH "riscv"
|
|
#define CONFIG_IDF_TARGET "esp32c3"
|
|
#define CONFIG_IDF_INIT_VERSION "5.2.2"
|
|
#define CONFIG_IDF_TARGET_ESP32C3 1
|
|
#define CONFIG_IDF_FIRMWARE_CHIP_ID 0x0005
|
|
#define CONFIG_APP_BUILD_TYPE_APP_2NDBOOT 1
|
|
#define CONFIG_APP_BUILD_GENERATE_BINARIES 1
|
|
#define CONFIG_APP_BUILD_BOOTLOADER 1
|
|
#define CONFIG_APP_BUILD_USE_FLASH_SECTIONS 1
|
|
#define CONFIG_BOOTLOADER_COMPILE_TIME_DATE 1
|
|
#define CONFIG_BOOTLOADER_PROJECT_VER 1
|
|
#define CONFIG_BOOTLOADER_OFFSET_IN_FLASH 0x0
|
|
#define CONFIG_BOOTLOADER_COMPILER_OPTIMIZATION_SIZE 1
|
|
#define CONFIG_BOOTLOADER_LOG_LEVEL_INFO 1
|
|
#define CONFIG_BOOTLOADER_LOG_LEVEL 3
|
|
#define CONFIG_BOOTLOADER_FLASH_XMC_SUPPORT 1
|
|
#define CONFIG_BOOTLOADER_REGION_PROTECTION_ENABLE 1
|
|
#define CONFIG_BOOTLOADER_WDT_ENABLE 1
|
|
#define CONFIG_BOOTLOADER_WDT_TIME_MS 9000
|
|
#define CONFIG_BOOTLOADER_APP_ROLLBACK_ENABLE 1
|
|
#define CONFIG_BOOTLOADER_RESERVE_RTC_SIZE 0x0
|
|
#define CONFIG_SECURE_BOOT_V2_RSA_SUPPORTED 1
|
|
#define CONFIG_SECURE_BOOT_V2_PREFERRED 1
|
|
#define CONFIG_SECURE_ROM_DL_MODE_ENABLED 1
|
|
#define CONFIG_APP_COMPILE_TIME_DATE 1
|
|
#define CONFIG_APP_RETRIEVE_LEN_ELF_SHA 9
|
|
#define CONFIG_ESP_ROM_HAS_CRC_LE 1
|
|
#define CONFIG_ESP_ROM_HAS_CRC_BE 1
|
|
#define CONFIG_ESP_ROM_HAS_MZ_CRC32 1
|
|
#define CONFIG_ESP_ROM_HAS_JPEG_DECODE 1
|
|
#define CONFIG_ESP_ROM_UART_CLK_IS_XTAL 1
|
|
#define CONFIG_ESP_ROM_USB_SERIAL_DEVICE_NUM 3
|
|
#define CONFIG_ESP_ROM_HAS_RETARGETABLE_LOCKING 1
|
|
#define CONFIG_ESP_ROM_HAS_ERASE_0_REGION_BUG 1
|
|
#define CONFIG_ESP_ROM_HAS_ENCRYPTED_WRITES_USING_LEGACY_DRV 1
|
|
#define CONFIG_ESP_ROM_GET_CLK_FREQ 1
|
|
#define CONFIG_ESP_ROM_NEEDS_SWSETUP_WORKAROUND 1
|
|
#define CONFIG_ESP_ROM_HAS_LAYOUT_TABLE 1
|
|
#define CONFIG_ESP_ROM_HAS_SPI_FLASH 1
|
|
#define CONFIG_ESP_ROM_HAS_ETS_PRINTF_BUG 1
|
|
#define CONFIG_ESP_ROM_HAS_NEWLIB_NANO_FORMAT 1
|
|
#define CONFIG_ESP_ROM_NEEDS_SET_CACHE_MMU_SIZE 1
|
|
#define CONFIG_ESP_ROM_RAM_APP_NEEDS_MMU_INIT 1
|
|
#define CONFIG_ESP_ROM_HAS_SW_FLOAT 1
|
|
#define CONFIG_BOOT_ROM_LOG_ALWAYS_ON 1
|
|
#define CONFIG_ESPTOOLPY_FLASHMODE_DIO 1
|
|
#define CONFIG_ESPTOOLPY_FLASH_SAMPLE_MODE_STR 1
|
|
#define CONFIG_ESPTOOLPY_FLASHMODE "dio"
|
|
#define CONFIG_ESPTOOLPY_FLASHFREQ_80M 1
|
|
#define CONFIG_ESPTOOLPY_FLASHFREQ_80M_DEFAULT 1
|
|
#define CONFIG_ESPTOOLPY_FLASHFREQ "80m"
|
|
#define CONFIG_ESPTOOLPY_FLASHSIZE_4MB 1
|
|
#define CONFIG_ESPTOOLPY_FLASHSIZE "4MB"
|
|
#define CONFIG_ESPTOOLPY_BEFORE_RESET 1
|
|
#define CONFIG_ESPTOOLPY_BEFORE "default_reset"
|
|
#define CONFIG_ESPTOOLPY_AFTER_RESET 1
|
|
#define CONFIG_ESPTOOLPY_AFTER "hard_reset"
|
|
#define CONFIG_ESPTOOLPY_MONITOR_BAUD 115200
|
|
#define CONFIG_PARTITION_TABLE_CUSTOM 1
|
|
#define CONFIG_PARTITION_TABLE_CUSTOM_FILENAME "partitions.csv"
|
|
#define CONFIG_PARTITION_TABLE_FILENAME "partitions.csv"
|
|
#define CONFIG_PARTITION_TABLE_OFFSET 0x8000
|
|
#define CONFIG_PARTITION_TABLE_MD5 1
|
|
#define CONFIG_COMPILER_OPTIMIZATION_DEBUG 1
|
|
#define CONFIG_COMPILER_OPTIMIZATION_ASSERTIONS_ENABLE 1
|
|
#define CONFIG_COMPILER_FLOAT_LIB_FROM_GCCLIB 1
|
|
#define CONFIG_COMPILER_OPTIMIZATION_ASSERTION_LEVEL 2
|
|
#define CONFIG_COMPILER_HIDE_PATHS_MACROS 1
|
|
#define CONFIG_COMPILER_STACK_CHECK_MODE_NONE 1
|
|
#define CONFIG_COMPILER_RT_LIB_GCCLIB 1
|
|
#define CONFIG_COMPILER_RT_LIB_NAME "gcc"
|
|
#define CONFIG_EFUSE_MAX_BLK_LEN 256
|
|
#define CONFIG_ESP_ERR_TO_NAME_LOOKUP 1
|
|
#define CONFIG_ESP32C3_REV_MIN_3 1
|
|
#define CONFIG_ESP32C3_REV_MIN_FULL 3
|
|
#define CONFIG_ESP_REV_MIN_FULL 3
|
|
#define CONFIG_ESP32C3_REV_MAX_FULL 199
|
|
#define CONFIG_ESP_REV_MAX_FULL 199
|
|
#define CONFIG_ESP_MAC_ADDR_UNIVERSE_WIFI_STA 1
|
|
#define CONFIG_ESP_MAC_ADDR_UNIVERSE_WIFI_AP 1
|
|
#define CONFIG_ESP_MAC_ADDR_UNIVERSE_BT 1
|
|
#define CONFIG_ESP_MAC_ADDR_UNIVERSE_ETH 1
|
|
#define CONFIG_ESP_MAC_UNIVERSAL_MAC_ADDRESSES_FOUR 1
|
|
#define CONFIG_ESP32C3_UNIVERSAL_MAC_ADDRESSES_FOUR 1
|
|
#define CONFIG_ESP32C3_UNIVERSAL_MAC_ADDRESSES 4
|
|
#define CONFIG_ESP_SLEEP_FLASH_LEAKAGE_WORKAROUND 1
|
|
#define CONFIG_ESP_SLEEP_GPIO_RESET_WORKAROUND 1
|
|
#define CONFIG_ESP_SLEEP_WAIT_FLASH_READY_EXTRA_DELAY 0
|
|
#define CONFIG_ESP_SLEEP_GPIO_ENABLE_INTERNAL_RESISTORS 1
|
|
#define CONFIG_ESP_SLEEP_SYSTIMER_STALL_WORKAROUND 1
|
|
#define CONFIG_RTC_CLK_SRC_INT_RC 1
|
|
#define CONFIG_RTC_CLK_CAL_CYCLES 1024
|
|
#define CONFIG_PERIPH_CTRL_FUNC_IN_IRAM 1
|
|
#define CONFIG_XTAL_FREQ_40 1
|
|
#define CONFIG_XTAL_FREQ 40
|
|
#define CONFIG_ESP_DEFAULT_CPU_FREQ_MHZ_160 1
|
|
#define CONFIG_ESP_DEFAULT_CPU_FREQ_MHZ 160
|
|
#define CONFIG_ESP_SYSTEM_PANIC_PRINT_REBOOT 1
|
|
#define CONFIG_ESP_SYSTEM_PANIC_REBOOT_DELAY_SECONDS 0
|
|
#define CONFIG_ESP_SYSTEM_SINGLE_CORE_MODE 1
|
|
#define CONFIG_ESP_SYSTEM_RTC_FAST_MEM_AS_HEAP_DEPCHECK 1
|
|
#define CONFIG_ESP_SYSTEM_ALLOW_RTC_FAST_MEM_AS_HEAP 1
|
|
#define CONFIG_ESP_SYSTEM_MEMPROT_FEATURE 1
|
|
#define CONFIG_ESP_SYSTEM_MEMPROT_FEATURE_LOCK 1
|
|
#define CONFIG_ESP_SYSTEM_EVENT_QUEUE_SIZE 32
|
|
#define CONFIG_ESP_SYSTEM_EVENT_TASK_STACK_SIZE 2304
|
|
#define CONFIG_ESP_MAIN_TASK_STACK_SIZE 3584
|
|
#define CONFIG_ESP_MAIN_TASK_AFFINITY_CPU0 1
|
|
#define CONFIG_ESP_MAIN_TASK_AFFINITY 0x0
|
|
#define CONFIG_ESP_MINIMAL_SHARED_STACK_SIZE 2048
|
|
#define CONFIG_ESP_CONSOLE_UART_DEFAULT 1
|
|
#define CONFIG_ESP_CONSOLE_SECONDARY_USB_SERIAL_JTAG 1
|
|
#define CONFIG_ESP_CONSOLE_USB_SERIAL_JTAG_ENABLED 1
|
|
#define CONFIG_ESP_CONSOLE_UART 1
|
|
#define CONFIG_ESP_CONSOLE_UART_NUM 0
|
|
#define CONFIG_ESP_CONSOLE_UART_BAUDRATE 115200
|
|
#define CONFIG_ESP_INT_WDT 1
|
|
#define CONFIG_ESP_INT_WDT_TIMEOUT_MS 300
|
|
#define CONFIG_ESP_TASK_WDT_EN 1
|
|
#define CONFIG_ESP_TASK_WDT_INIT 1
|
|
#define CONFIG_ESP_TASK_WDT_TIMEOUT_S 5
|
|
#define CONFIG_ESP_TASK_WDT_CHECK_IDLE_TASK_CPU0 1
|
|
#define CONFIG_ESP_DEBUG_OCDAWARE 1
|
|
#define CONFIG_ESP_SYSTEM_CHECK_INT_LEVEL_4 1
|
|
#define CONFIG_ESP_BROWNOUT_DET 1
|
|
#define CONFIG_ESP_BROWNOUT_DET_LVL_SEL_7 1
|
|
#define CONFIG_ESP_BROWNOUT_DET_LVL 7
|
|
#define CONFIG_ESP_SYSTEM_BROWNOUT_INTR 1
|
|
#define CONFIG_ESP_SYSTEM_HW_STACK_GUARD 1
|
|
#define CONFIG_ESP_IPC_TASK_STACK_SIZE 1024
|
|
#define CONFIG_FREERTOS_UNICORE 1
|
|
#define CONFIG_FREERTOS_HZ 100
|
|
#define CONFIG_FREERTOS_OPTIMIZED_SCHEDULER 1
|
|
#define CONFIG_FREERTOS_CHECK_STACKOVERFLOW_CANARY 1
|
|
#define CONFIG_FREERTOS_THREAD_LOCAL_STORAGE_POINTERS 1
|
|
#define CONFIG_FREERTOS_IDLE_TASK_STACKSIZE 1536
|
|
#define CONFIG_FREERTOS_MAX_TASK_NAME_LEN 16
|
|
#define CONFIG_FREERTOS_TIMER_SERVICE_TASK_NAME "Tmr Svc"
|
|
#define CONFIG_FREERTOS_TIMER_TASK_PRIORITY 1
|
|
#define CONFIG_FREERTOS_TIMER_TASK_STACK_DEPTH 3120
|
|
#define CONFIG_FREERTOS_TIMER_QUEUE_LENGTH 10
|
|
#define CONFIG_FREERTOS_QUEUE_REGISTRY_SIZE 0
|
|
#define CONFIG_FREERTOS_TASK_NOTIFICATION_ARRAY_ENTRIES 1
|
|
#define CONFIG_FREERTOS_TASK_FUNCTION_WRAPPER 1
|
|
#define CONFIG_FREERTOS_TLSP_DELETION_CALLBACKS 1
|
|
#define CONFIG_FREERTOS_CHECK_MUTEX_GIVEN_BY_OWNER 1
|
|
#define CONFIG_FREERTOS_ISR_STACKSIZE 1536
|
|
#define CONFIG_FREERTOS_INTERRUPT_BACKTRACE 1
|
|
#define CONFIG_FREERTOS_TICK_SUPPORT_SYSTIMER 1
|
|
#define CONFIG_FREERTOS_CORETIMER_SYSTIMER_LVL1 1
|
|
#define CONFIG_FREERTOS_SYSTICK_USES_SYSTIMER 1
|
|
#define CONFIG_FREERTOS_PORT 1
|
|
#define CONFIG_FREERTOS_NO_AFFINITY 0x7FFFFFFF
|
|
#define CONFIG_FREERTOS_SUPPORT_STATIC_ALLOCATION 1
|
|
#define CONFIG_FREERTOS_DEBUG_OCDAWARE 1
|
|
#define CONFIG_FREERTOS_ENABLE_TASK_SNAPSHOT 1
|
|
#define CONFIG_FREERTOS_PLACE_SNAPSHOT_FUNS_INTO_FLASH 1
|
|
#define CONFIG_HAL_ASSERTION_EQUALS_SYSTEM 1
|
|
#define CONFIG_HAL_DEFAULT_ASSERTION_LEVEL 2
|
|
#define CONFIG_LOG_DEFAULT_LEVEL_INFO 1
|
|
#define CONFIG_LOG_DEFAULT_LEVEL 3
|
|
#define CONFIG_LOG_MAXIMUM_EQUALS_DEFAULT 1
|
|
#define CONFIG_LOG_MAXIMUM_LEVEL 3
|
|
#define CONFIG_LOG_COLORS 1
|
|
#define CONFIG_LOG_TIMESTAMP_SOURCE_RTOS 1
|
|
#define CONFIG_NEWLIB_STDOUT_LINE_ENDING_CRLF 1
|
|
#define CONFIG_NEWLIB_STDIN_LINE_ENDING_CR 1
|
|
#define CONFIG_NEWLIB_TIME_SYSCALL_USE_RTC_HRT 1
|
|
#define CONFIG_MMU_PAGE_SIZE_64KB 1
|
|
#define CONFIG_MMU_PAGE_MODE "64KB"
|
|
#define CONFIG_MMU_PAGE_SIZE 0x10000
|
|
#define CONFIG_SPI_FLASH_BROWNOUT_RESET_XMC 1
|
|
#define CONFIG_SPI_FLASH_BROWNOUT_RESET 1
|
|
#define CONFIG_SPI_FLASH_SUSPEND_QVL_SUPPORTED 1
|
|
#define CONFIG_SPI_FLASH_ROM_DRIVER_PATCH 1
|
|
#define CONFIG_SPI_FLASH_DANGEROUS_WRITE_ABORTS 1
|
|
#define CONFIG_SPI_FLASH_YIELD_DURING_ERASE 1
|
|
#define CONFIG_SPI_FLASH_ERASE_YIELD_DURATION_MS 20
|
|
#define CONFIG_SPI_FLASH_ERASE_YIELD_TICKS 1
|
|
#define CONFIG_SPI_FLASH_WRITE_CHUNK_SIZE 8192
|
|
#define CONFIG_SPI_FLASH_VENDOR_XMC_SUPPORTED 1
|
|
#define CONFIG_SPI_FLASH_VENDOR_GD_SUPPORTED 1
|
|
#define CONFIG_SPI_FLASH_VENDOR_ISSI_SUPPORTED 1
|
|
#define CONFIG_SPI_FLASH_VENDOR_MXIC_SUPPORTED 1
|
|
#define CONFIG_SPI_FLASH_VENDOR_WINBOND_SUPPORTED 1
|
|
#define CONFIG_SPI_FLASH_VENDOR_BOYA_SUPPORTED 1
|
|
#define CONFIG_SPI_FLASH_VENDOR_TH_SUPPORTED 1
|
|
#define CONFIG_SPI_FLASH_SUPPORT_ISSI_CHIP 1
|
|
#define CONFIG_SPI_FLASH_SUPPORT_MXIC_CHIP 1
|
|
#define CONFIG_SPI_FLASH_SUPPORT_GD_CHIP 1
|
|
#define CONFIG_SPI_FLASH_SUPPORT_WINBOND_CHIP 1
|
|
#define CONFIG_SPI_FLASH_SUPPORT_BOYA_CHIP 1
|
|
#define CONFIG_SPI_FLASH_SUPPORT_TH_CHIP 1
|
|
#define CONFIG_SPI_FLASH_ENABLE_ENCRYPTED_READ_WRITE 1
|
|
|
|
/* List of deprecated options */
|
|
#define CONFIG_APP_ROLLBACK_ENABLE CONFIG_BOOTLOADER_APP_ROLLBACK_ENABLE
|
|
#define CONFIG_BROWNOUT_DET CONFIG_ESP_BROWNOUT_DET
|
|
#define CONFIG_BROWNOUT_DET_LVL CONFIG_ESP_BROWNOUT_DET_LVL
|
|
#define CONFIG_BROWNOUT_DET_LVL_SEL_7 CONFIG_ESP_BROWNOUT_DET_LVL_SEL_7
|
|
#define CONFIG_COMPILER_OPTIMIZATION_DEFAULT CONFIG_COMPILER_OPTIMIZATION_DEBUG
|
|
#define CONFIG_COMPILER_OPTIMIZATION_LEVEL_DEBUG CONFIG_COMPILER_OPTIMIZATION_DEBUG
|
|
#define CONFIG_CONSOLE_UART CONFIG_ESP_CONSOLE_UART
|
|
#define CONFIG_CONSOLE_UART_BAUDRATE CONFIG_ESP_CONSOLE_UART_BAUDRATE
|
|
#define CONFIG_CONSOLE_UART_DEFAULT CONFIG_ESP_CONSOLE_UART_DEFAULT
|
|
#define CONFIG_CONSOLE_UART_NUM CONFIG_ESP_CONSOLE_UART_NUM
|
|
#define CONFIG_ESP32C3_BROWNOUT_DET CONFIG_ESP_BROWNOUT_DET
|
|
#define CONFIG_ESP32C3_BROWNOUT_DET_LVL CONFIG_ESP_BROWNOUT_DET_LVL
|
|
#define CONFIG_ESP32C3_BROWNOUT_DET_LVL_SEL_7 CONFIG_ESP_BROWNOUT_DET_LVL_SEL_7
|
|
#define CONFIG_ESP32C3_DEBUG_OCDAWARE CONFIG_ESP_DEBUG_OCDAWARE
|
|
#define CONFIG_ESP32C3_DEFAULT_CPU_FREQ_160 CONFIG_ESP_DEFAULT_CPU_FREQ_MHZ_160
|
|
#define CONFIG_ESP32C3_DEFAULT_CPU_FREQ_MHZ CONFIG_ESP_DEFAULT_CPU_FREQ_MHZ
|
|
#define CONFIG_ESP32C3_LIGHTSLEEP_GPIO_RESET_WORKAROUND CONFIG_ESP_SLEEP_GPIO_RESET_WORKAROUND
|
|
#define CONFIG_ESP32C3_MEMPROT_FEATURE CONFIG_ESP_SYSTEM_MEMPROT_FEATURE
|
|
#define CONFIG_ESP32C3_MEMPROT_FEATURE_LOCK CONFIG_ESP_SYSTEM_MEMPROT_FEATURE_LOCK
|
|
#define CONFIG_ESP32C3_RTC_CLK_CAL_CYCLES CONFIG_RTC_CLK_CAL_CYCLES
|
|
#define CONFIG_ESP32C3_RTC_CLK_SRC_INT_RC CONFIG_RTC_CLK_SRC_INT_RC
|
|
#define CONFIG_ESP32C3_TIME_SYSCALL_USE_RTC_SYSTIMER CONFIG_NEWLIB_TIME_SYSCALL_USE_RTC_HRT
|
|
#define CONFIG_ESP_TASK_WDT CONFIG_ESP_TASK_WDT_INIT
|
|
#define CONFIG_FLASHMODE_DIO CONFIG_ESPTOOLPY_FLASHMODE_DIO
|
|
#define CONFIG_INT_WDT CONFIG_ESP_INT_WDT
|
|
#define CONFIG_INT_WDT_TIMEOUT_MS CONFIG_ESP_INT_WDT_TIMEOUT_MS
|
|
#define CONFIG_IPC_TASK_STACK_SIZE CONFIG_ESP_IPC_TASK_STACK_SIZE
|
|
#define CONFIG_LOG_BOOTLOADER_LEVEL CONFIG_BOOTLOADER_LOG_LEVEL
|
|
#define CONFIG_LOG_BOOTLOADER_LEVEL_INFO CONFIG_BOOTLOADER_LOG_LEVEL_INFO
|
|
#define CONFIG_MAIN_TASK_STACK_SIZE CONFIG_ESP_MAIN_TASK_STACK_SIZE
|
|
#define CONFIG_MONITOR_BAUD CONFIG_ESPTOOLPY_MONITOR_BAUD
|
|
#define CONFIG_OPTIMIZATION_ASSERTIONS_ENABLED CONFIG_COMPILER_OPTIMIZATION_ASSERTIONS_ENABLE
|
|
#define CONFIG_OPTIMIZATION_ASSERTION_LEVEL CONFIG_COMPILER_OPTIMIZATION_ASSERTION_LEVEL
|
|
#define CONFIG_OPTIMIZATION_LEVEL_DEBUG CONFIG_COMPILER_OPTIMIZATION_DEBUG
|
|
#define CONFIG_SPI_FLASH_WRITING_DANGEROUS_REGIONS_ABORTS CONFIG_SPI_FLASH_DANGEROUS_WRITE_ABORTS
|
|
#define CONFIG_STACK_CHECK_NONE CONFIG_COMPILER_STACK_CHECK_MODE_NONE
|
|
#define CONFIG_SYSTEM_EVENT_QUEUE_SIZE CONFIG_ESP_SYSTEM_EVENT_QUEUE_SIZE
|
|
#define CONFIG_SYSTEM_EVENT_TASK_STACK_SIZE CONFIG_ESP_SYSTEM_EVENT_TASK_STACK_SIZE
|
|
#define CONFIG_TASK_WDT CONFIG_ESP_TASK_WDT_INIT
|
|
#define CONFIG_TASK_WDT_CHECK_IDLE_TASK_CPU0 CONFIG_ESP_TASK_WDT_CHECK_IDLE_TASK_CPU0
|
|
#define CONFIG_TASK_WDT_TIMEOUT_S CONFIG_ESP_TASK_WDT_TIMEOUT_S
|
|
#define CONFIG_TIMER_QUEUE_LENGTH CONFIG_FREERTOS_TIMER_QUEUE_LENGTH
|
|
#define CONFIG_TIMER_TASK_PRIORITY CONFIG_FREERTOS_TIMER_TASK_PRIORITY
|
|
#define CONFIG_TIMER_TASK_STACK_DEPTH CONFIG_FREERTOS_TIMER_TASK_STACK_DEPTH
|